

A

UTILITY PATENT APPLICATION TRANSMITTAL
(Only for new nonprovisional applications under 37 CFR 1.53(b))

11/03/99

U.S. PTO
09/433730
11/03/99

Docket No. : 33754/JWE/B600
Inventor(s) : Steven T. Jaffe, et al.
Title : DUAL MODE QAM/VSB RECEIVER
Express Mail Label No. : EL447087805US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

Date: November 3, 1999

1. ☒ **FEE TRANSMITTAL FORM** *(Submit an original, and a duplicate for fee processing).*

2. **IF A CONTINUING APPLICATION**

☐ This application is a of patent application No. .

☒ This application claims priority pursuant to 35 U.S.C. §119(e) and 37 CFR §1.78(a)(4), to provisional Application Serial Nos. 60/106,921, filed November 3, 1998 (Docket No. 33572), 60/106,922, filed November 3, 1998 (Docket No. 33574), 60/106,923, filed November 3, 1998 (Docket No. 33575), 60/106,938, filed November 3, 1998 (Docket No. 33481), 60/107,037, filed November 3, 1998 (Docket No. 33576), and 60/107,103, filed November 4, 1998 (Docket No. 33597).

3. **APPLICATION COMPRISED OF**

Specification

88 Specification, claims and Abstract (total pages)

Drawings

16 Sheets of drawing(s) (FIGS. 1 to 25)

Declaration and Power of Attorney

☐ Newly executed

☒ No executed declaration

☐ Copy from a prior application (37 CFR 1.63(d))(for continuation and divisional)

4. ☐ **Microfiche Computer Program** *(Appendix)*

5. ☐ **Nucleotide and/or Amino Acid Sequence Submission** *(if applicable, all necessary)*

☐ Computer Readable Copy

☐ Paper Copy (identical to computer copy)

☐ Statement verifying identity of above copies

6. **ALSO ENCLOSED ARE**

☐ Preliminary Amendment

☐ A Petition for Extension of Time for the parent application and the required fee are enclosed as separate papers

UTILITY PATENT APPLICATION TRANSMITTAL
(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.: 33754/JWE/B600


- ☐ Small Entity Statement(s)
- ☐ Statement filed in parent application, status still proper and desired
- ☐ Copy of Statement filed in provisional application, status still proper and desired
- ☐ An Assignment of the invention with the Recordation Cover Sheet and the recordation fee are enclosed as separate papers
- ☐ This application is owned by pursuant to an Assignment recorded at Reel , Frame
- ☐ Information Disclosure Statement (IDS)/PTO-1449
- ☐ Copies of IDS Citations
- ☐ Certified copy of Priority Document(s) (*if foreign priority is claimed*)
- ☐ English Translation Document (*if applicable*)
- ☒ Return Receipt Postcard (MPEP 503) (should be specifically itemized).
- ☒ Other: Addendum (208 pages); Addendum (6 pages); Addendum (5 pages);
 Addendum (49 pages); Addendum (80 pages); and Addendum (9 pages).

7. CORRESPONDENCE ADDRESS

CHRISTIE, PARKER & HALE, LLP, P.O. BOX 7068, PASADENA, CA 91109-7068

Respectfully submitted,

CHRISTIE, PARKER & HALE, LLP

By 
John W. Eldredge
Reg. No. 37,613
626/795-9900

JWE/mg

1 33754/JWE/B600

DUAL MODE QAM/VSB RECEIVER

5

PRIORITY CLAIM

The present application claims the benefit of the priority date of U.S. Provisional Applications Serial Nos. 60/106,921, filed November 3, 1998, 60/106,922, filed November 3, 1998, 10 60/106,923, filed November 3, 1998, 60/106,938, filed November 3, 1998, 60/107,103, filed November 4, 1998 and 60/107,037, filed November 3, 1998, the entire disclosures of which are expressly incorporated herein by reference.

15 FIELD OF THE INVENTION

The present invention relates to systems for, and methods of, recovering digitally modulated television signals and, more particularly, to a dual mode QAM/VSB receiver system for recovering quadrature amplitude modulated or vestigial sideband 20 modulated signals.

BACKGROUND OF THE INVENTION

Modern digital telecommunication systems are operating at ever-increasing data rates to accommodate society's growing demands for information exchange. However, increasing the data rates, while at the same time accommodating the fixed bandwidths allocated by the Federal Communications Commission (FCC), requires increasingly sophisticated signal processing techniques. Since low cost, small size and low power consumption are portent 25 in the hardware implementations of such communication systems, custom integrated circuit solutions are important to achieving these goals.

Next generation digital television systems, such as cable transported television (CATV) and high-definition television 35 (HDTV) rely on telecommunication transceivers to deliver data at

1 33754/JWE/B600

rates in excess of 30 megabits per second (30 Mb/s). The ATSC A/53 Digital Television Standard, was developed by the "Digital HDTV Alliance" of U.S. television vendors, and has been accepted as the standard for terrestrial transmission of SDTV and HDTV signals in the United States. The ATSC A/53 standard is based on an 8-level vestigial sideband (8-VSB) modulation format with a nominal payload data rate of 19.4 Mbps in a 6 MHz channel. A high data rate mode, for use in a cable television environment, is also specified by the standard. This particular mode, defined in Annex D to the ITU-T J.83 specification, utilizes a 16-VSB modulation format to provide a data rate of 38.8 Mbps in a 6 MHz channel.

15 Transmission modes defined in ITU-T J.83 Annex A/C are used primarily outside the United States for digital cable television transmission. The transmission modes supported by this specification have been adopted in Europe as the Digital Video Broadcast for Cable (DVB-C) standard, and further adopted by the Digital Audio-Video Council (DAVIC) with extensions to support 256-QAM modulation formats.

Beyond these divergent requirements, the ITU-T J.83 Annex B standards define the dominant methodology for digital television delivery over CATV networks in the United States. It has been adopted as the physical layer standard by various organizations including the SCTE DVS-031, MCNS-DOCSIS and the IEEE 802.14 committee.

Given the implementation of multiple modulation techniques in the various adopted standards, there exists a need for a television receiver system capable of receiving and demodulating television signal information content that has been modulated and transmitted in accordance with a variety of modulation formats. In particular, such a system should be able to accommodate receipt and demodulation of at least 8 and 16-VSB modulated signals in order to support US HDTV applications, as well as 64

1 33754/JWE/B600

and 256-QAM modulated signals, for European and potential US CATV implementations.

5

SUMMARY OF THE INVENTION

10 In one aspect, the invention is directed to a digital communication system for receiving signals modulated in accordance with a multiplicity of modulation formats. The system includes a front end, receiving an input spectrum at an intermediate frequency, first and second nested carrier tracking loops and a symbol timing loop, where the tracking and timing loops control reference synthesizer circuits in operative response to a passband signal centered at a frequency
15 characteristic of an inserted pilot signal. The passband signal contemplates a pair of symmetric signals, each of the symmetric signals centered at the characteristic frequency of the pilot signal and where each of the symmetric signals includes an augmented pilot signal.

20 In a further aspect, the invention is directed to a digital communication system for receiving signals modulated in accordance with a multiplicity of modulation formats and includes a front end receiving an input spectrum at an intermediate frequency; first and second nested carrier tracking loops, the
25 first loop acquiring carrier frequency lock in operative response to a pilot frequency component inserted into the received spectrum, the second loop providing a signal adapted to position the spectrum at a predetermined location relative to baseband in operative response to said pilot frequency component; a third
30 tracking loop coupled to define a symbol timing parameter in operative response to said same pilot frequency component; an equivalent filter operating on the received spectrum in order to define a pair of symmetric signals, each of the symmetric signals centered at the characteristic frequency of the pilot frequency
35 component when the received spectrum is at baseband; and a

1 33754/JWE/B600

decision directed carrier recovery loop having a phase detector
operative with respect to each of the multiplicity of modulation
5 formats.

In another aspect, the invention is directed to a digital
communication system for receiving signals modulated an
accordance with a multiplicity of modulation formats, including
a front end receiving an input spectrum at an intermediate
10 frequency; first and second nested carrier tracking loops, the
first loop acquiring carrier frequency lock in operative response
to a predetermined frequency component inserted into the received
spectrum, the second loop providing a signal adapted to position
the spectrum at a predetermined location relative to baseband in
15 operative response to said predetermined frequency component; and
a third tracking loop coupled to define a symbol timing parameter
in operative response to the same predetermined frequency
component.

The system also includes an equivalent filter operating on
20 the received spectrum in order to define a pair of symmetric
signals, each of the symmetric signals centered at the
characteristic frequency of the predetermined frequency component
when the received spectrum is at baseband; a decision directed
carrier phase recovery loop having a phase detector operative
25 with respect to each of the multiplicity of modulation formats;
a single bit LMS derotator coupled to adjust phase offset of
signals directed to an adaptive decision feedback equalizer.

The system also includes an adaptive decision feedback
equalizer, including a feedforward filter a decision feedback
30 filter and a maximum likelihood sequence estimation circuit,
coupled to receive input symbol samples from the feedforward
filter, the maximum likelihood sequence estimation circuit
integrated into a timing loop so as to provide enhanced
reliability symbolic decisions to an input of the timing loop.

35

1 33754/JWE/B600

5 The system also includes a first derotator, coupled into the signal path in a position after the front end, the derotator converting the received spectrum to a position relative to baseband signal in response to the first tracking loop; a variable rate interpolator; an NTSC interference rejection filter; a square root Nyquist filter, coupled into the signal path in a position after the NTSC interference rejection filter; 10 and a second derotator coupled into the signal path in a position after the square root Nyquist filter, the second derotator adjusting the received spectrum to a baseband signal in response to the second tracking loop.

15 In a further aspect, the invention is directed to an integrated circuit receiver operating on a constellation of complex symbols, each symbol capable of representation by a digital word having a wordlength N of bits, the receiver includes a feedback filter, constructed to receive an input stimulus signal having a wordlength of N-1 bits the feedback filter 20 outputting a a signal having a wordlength of N-1 bits; a correction filter constructed to provide an output signal having a single bit representation; and means for combining the feedback filter output and the correction filter output to define a signal having a value consistent with an N-bit representation.

25 In another aspect of the invention, an integrated circuit receiver operates on a constellation of complex symbols, with each symbol represented by a number N of bits. The receiver includes an adaptive decision feedback equalizer, in turn, including a decision feedback filter, constructed to receive a 30 symbol decision having a wordlength of N-1 bits, the decision feedback filter outputting a compensated symbol decision having a wordlength of N-1 bits, an offset generation circuit, generating a DC value corresponding to an Nth bit representation, and a summing circuit for combining the decision feedback filter

35

1 33754/JWE/B600

output and the DC value generated by the offset generation circuit to recover an N bit symbol.

5 In yet another aspect, the invention relates to an integrated circuit receiver which includes at least one timing loop; a decision feedback equalizer, in turn, including a feedforward filter and a decision feedback filter; and a maximum likelihood sequence estimation circuit, coupled to receive input
10 symbol samples from the feedforward filter, the maximum likelihood sequence estimation circuit integrated into the timing loop so as to provide enhanced reliability symbolic decisions to an input of the timing loop.

15 In a further aspect, the invention relates to an integrated circuit which includes a decision directed symbol error magnitude determination circuit; a symbol rotation direction indication circuit; and where the symbol error magnitude circuit is operative in response to a first-phase portion of a complex signal, and where the symbol rotation direction indication
20 circuit is operative in response to a Hilbert transform of the first-phase portion.

25 In another aspect, the invention relates to an integrated circuit receiver including a decision directed carrier phase recovery circuit for complex signals representing symbols characterized by in-phase and quadrature-phase portions separated in time by an offset. The carrier phase recovery circuit includes a sampling circuit configured to sample each of the in-phase and quadrature-phase portions of the complex signal at an in-phase sampling time and at a quadrature-phase sampling time
30 separated by an offset; a separation circuit, connected to separate the sampled, in-phase, signal into an in-phase sample time data stream and an in-phase time offset data stream; a decision circuit, connected to receive the in-phase sample time data stream and generate a tentative symbolic decisions from in-phase sampled data; a summing circuit coupled to combine the
35

tentative symbolic decisions with signals from the in-phase sample time data stream to generate an in-phase symbolic error term; and a multiplier circuit connected to combine the in-phase symbolic error term with a time offset signal representing the quadrature-phase portion of the complex signal.

BRIEF DESCRIPTION OF THE DRAWINGS

10 These and other features, aspects and advantages of the present invention will be more fully understood when considered with respect to the following detailed description, appended claims and accompanying drawings wherein:

15 FIG. 1 is a simplified, semi-schematic block diagram of a dual mode QAM/VSB receiver architecture in accordance with the invention;

FIG. 2 is a graphical representation of QAM, VSB and offset-QAM spectra subtended by their respective eye diagrams illustrating both the I and Q rails;

20 FIG. 3 illustrates a typical 6 MHz spectra represented as a raised cosine waveform illustrating transition regions and the location of a pilot signal;

FIG. 4 is a simplified, semi-schematic block diagram of the architecture of carrier recovery and baud loops of a dual mode QAM/VSB receiver in accordance with the invention;

25 FIG. 5 is a simplified, semi-schematic block diagram of a square root Nyquist low pass filter in combination with a Nyquist high pass prefilter expressed as an equivalent bandpass filter;

30 FIG. 6 is a graphical representation of the affects of the low pass, high pass and equivalent bandpass filters of FIG. 5 on an input spectrum, where the filter's cutoff frequencies have an integer relationship to the sampling frequency;

35 FIG. 7 is a simplified, semi-schematic block diagram of a baud loop as might be implemented in a dual mode QAM/VSB receiver architecture in accordance with the invention;

1 33754/JWE/B600

FIG. 8 is a simplified, semi-schematic block diagram of a phase detector as might be implemented in the baud loop of
5 FIG. 7;

FIG. 9 is a simplified, semi-schematic block diagram of a dual mode QAM/VSB receiver architecture, including decision directed carrier phase tracking circuitry in accordance with the invention;

10 FIG. 10 is a simplified, semi-schematic block diagram of a QAM phase detector suitable for implementation in the dual mode QAM/VSB receiver architecture of FIG. 9;

FIG. 11 is a simplified, semi-schematic block diagram of a VSB phase detector, where the Hilbert transform of an input
15 signal is provided directly;

FIG. 12 is a simplified, semi-schematic block diagram of a VSB phase detector where the Hilbert transform of an input signal is provided within the phase detector;

FIG. 13 is a simplified, semi-schematic block diagram of a
20 single bit derotater provided at the equalizer input of the dual mode QAM/VSB system of FIG. 9;

FIG. 14 is a simplified, semi-schematic block diagram of a decision feedback equalizer;

FIG. 15 is a simplified block diagram of an exemplary 8-tap
25 decision feedback filter;

FIG. 16 is a simplified semi-schematic block diagram of a complex decision feedback or complex decision feedforward filter;

FIG. 17 is a graphical representation of a 256 QAM constellation;

30 FIG. 18 is a simplified, semi-schematic block diagram of a decision feedback equalizer including computational offset correction circuitry in accordance with the invention configured for QAM modulated signals;

35

FIG. 19 is a simplified, semi-schematic block diagram of a decision feedback equalizer including a pilot tone generation circuit;

FIG. 20 is a simplified, semi-schematic block diagram of a decision feedback equalizer in accordance with the invention including offset correction circuitry for VSB modulated signals;

FIG. 21 is a simplified, semi-schematic block diagram of a trellis encoder including a symbol mapper suitable for 8 VSB transmission;

FIG. 22 is a simplified, semi-schematic block diagram of a decision feedback equalizer circuit, including carrier and timing loops and a symbol-by-symbol slicer;

FIG. 23 is a simplified, semi-schematic block diagram of a decision feedback equalizer circuit, including carrier and timing loops and a TCM decoder circuit in accordance with the invention;

FIG. 24 is a simplified, semi-schematic block diagram of a decision feedback equalizer circuit depicting the construction and arrangement of a TCM decoder circuit in accordance with the invention;

FIG. 25 is a simplified, semi-schematic block diagram of a 4-state traceback path memory circuit suitable for practice of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention is directed to digital data communication systems and methods for operating such systems in order to synchronize a receiver's timebase to a remote transmitter's. Carrier frequency and symbol timing information is recovered from a pilot (unsuppressed carrier) signal that is inserted into a VSB spectrum, in contrast to conventional timing recovery systems, which recover timing information from the segment sync signal that is provided at the end of every line of

1 33754/JWE/B600

828 symbols, and is specifically designed to facilitate timing recovery.

5 In a first aspect of the invention, a digital communication system includes an analog front end which receives an input spectrum in an intermediate frequency. The input spectrum includes an inserted pilot signal, representing a pre-determined frequency component. First and second nested tracking loops are
10 provided, with the first loop acquiring carrier frequency lock in operative response to the predetermined frequency component. The second loop provides a signal adapted to position the input spectrum at a predetermined location relative to baseband in operative response to the predetermined frequency component. A
15 third tracking loop is coupled so as to define a symbol timing parameter in operative response to the same predetermined frequency component. The digital communication system includes an equivalent filter which operates on the received spectrum in order to define a pair of symmetric signals, each of the
20 symmetric signals centered at the characteristic frequency of the predetermined frequency component when the received spectrum is at baseband.

In an additional aspect of the invention, the equivalent filter is constructed of a first, high pass filter, having a
25 lower cut-off frequency which is related to the system's sampling frequency. The equivalent filter further includes a second, low pass, filter which has an uppercut-off frequency bearing the same relationship to the sampling frequency as the high pass filter. The first and second filters therefore define an equivalent band
30 pass filter having symmetric passband regions centered about a frequency bearing the same relationship to the sampling frequency. When the received spectrum exhibits a raised cosine response characteristic, the passband regions incorporate the transition regions of the high and low pass filtered spectra.

35

The pilot signals provided at a characteristic predetermined frequency f_c . In one particular embodiment of the invention, the
 5 sampling frequency f_s is chosen such that the pilot frequency is equal to $f_s/4$. The high pass filter accordingly has a lower cut-off of $f_s/4$ and a passband center of about $f_s/2$. The low pass filter has an upper cut-off of about $f_s/4$, the equivalent filter passband is thereby centered at a frequency of $f_s/4$. Since
 10 one-fourth the sampling frequency, i.e., $f_s/4$, is designed to be equal to the pilot frequency f_c , the equivalent filter passband regions are centered at f_c when $f_c = f_s/4$.

In a further aspect of the invention, an equivalent filter passband signal is provided to a phase/frequency detector which
 15 is constructed so as to determine whether the pilot signal is centered in the passband region. An oscillator circuit develops a timing reference signal having a frequency related to the sampling frequency, the oscillator circuit increasing or decreasing the timing reference signal frequency in operative
 20 response to the position of the pilot signal with respect to the passband region center.

A system according to the invention might thus be characterized as including a filter circuit for isolating an inserted pilot signal; a detector circuit coupled to receive the
 25 isolated pilot signal and compare its frequency value to a predetermined frequency; a frequency reference generation circuit for increasing or decreasing a reference frequency based upon the comparison result and a symbol timing circuit, defining consecutive symbol occurrence intervals, in operative response
 30 to the reference frequency. The symbol timing circuit operates at a sample frequency having an integer relationship to the pilot signal. The pilot signal will appear at a correct location in the spectrum if the sampling frequency is correct. The pilot signal will be shifted away from its expected frequency location,
 35 in a first direction, if the sampling frequency is too high, and

1 33754/JWE/B600

will be shifted away from the expected frequency location, in the other direction, if the sampling frequency is too low.

5 The equivalent filter passband signals, containing an augmented pilot, are provided as inputs not only to a symbol timing loop, but also to first and second carrier recovery loops. Carrier recovery and symbol timing is therefore performed in operative response to the same augmented pilot input signal.

10 Carrier phase tracking is decision directed and is performed by circuitry which is incorporated into a receiver's adaptive equalizer section. Carrier phase tracking is performed on symbols modulated in accordance with both QAM and VSB modulation schemes, and particularly in the case where VSB signals are
15 treated as OQAM. Treating a VSB signal as OQAM allows for carrier phase tracking systems to evaluate both a symbol's error magnitude characteristic, but also to evaluate a symbol's rotational state, in order to define a complete phase error vector for a VSB (OQAM) signal.

20 In one aspect of the invention, an integrated circuit digital communication system includes a decision directed symbol error magnitude determination circuit and a symbol rotation direction indication circuit. The symbol error magnitude circuit is operative in response to a first-phase portion of a complex
25 signal, while the symbol rotation direction indication circuit is operative in response to a second-phase portion of the complex signal, offset from the first-phase portion. The decision directed of symbol error magnitude circuit includes a decision circuit operating on the first-phase signal and outputting first-
30 phase decisions. An error circuit sums the first-phase decisions with the first-phase signal in order to define first-phase error term. The symbol rotation direction indication circuit includes a multiplier which combines the first-phase error term with a signal representing a second-phase midpoint signal.

35

In a further aspect of the invention, an integrated circuit digital communication system includes a decision directed carrier phase recovery circuit for complex signals representing symbols, characterized by in-phase and quadrature-phase portions separated, in time, by an offset. The carrier phase recovery circuit includes a sampling circuit of which samples each of the in-phase and quadrature-phase portions of the complex signal at the in-phase and quadrature-phase sampling times. The signal on each rail is thus sampled twice, once at its symbol sampling time and once at its symbol midpoint time.

A separation circuit separates the sampled in-phase (I) signal into a (I) sample time data stream and an in-phase time offset (X_I) data stream, with (X_I) being the I midpoint. When both I and Q signals are present, as in the OQAM case, the Q signals are separated into a Q sample time data stream and a X_Q offset data stream, with X_Q representing the Q midpoint. The X_Q and I signals therefore have the same time stamp, as do the X_I and Q signals. A decision circuit receives the I data stream and generates a tentative symbolic decision from I sample data. The summing circuit combines the symbolic I decisions with signals from the I data stream in order to generate a I symbolic error term (E_I). A multiplier combines the E_I error term with either X_Q , or the sign of X_Q in order to define a phase error term P_I representing both the error magnitude and rotation direction of symbols on the I rail. Magnitude and direction are, thus, determined from complex signal representations having the same time stamp.

In a further aspect of the invention, the integrated circuit digital communication stream includes a second separation circuit connected to separate sampled Q signals into a Q sample time data stream and a X_Q time offset data stream. A second decision circuit receives the Q sample time data stream and generates a tentative Q symbolic decision from Q sample data. The second

1 33754/JWE/B600

summing circuit combines the tentative Q symbolic decisions with signals from the Q sample time data stream in order to generate
5 a Q symbolic error term (E_Q). The second multiplier circuit combines E_Q with X_I in order to define a phase error term P_Q for signals on the Q rail. P_I and P_Q signals are sequentially provided by a multiplexer to a loop filter and then to a reference synthesizer circuit which provides phase correction
10 signals to a de-rotator, an operative response to the phase error terms.

In yet a further aspect of the invention, where no signals are present on the Q rail, the system receives I signals and takes their Hilbert transform in a Hilbert transform circuit, in
15 order to internally generate a X_Q signal. A decision circuit makes a tentative symbolic decision on I and a summing circuit combines the tentative decision with I in order to generate an error term E_I . The error term E_I is combined with the Hilbert transform of I, i.e., X_Q , in order to define a phase error term
20 P_I of which is, in term, directed to a loop filter and reference synthesizer circuit for providing phase correction signals to a de-rotator. The error term E_I is directed through a delay matching circuit, constructed to provide an identical delay to the E_I term as the Hilbert transform circuit provides on its
25 signal path. Accordingly, E_I and X_Q signals arrive substantially simultaneously at a multiplier for combination into a P_I phase error term.

The present invention is further directed to reducing the input wordlength of a decision feedback filter, thereby linearly
30 reducing the complexity of a decision feedback equalizer.

In a first aspect of the invention, an integrated circuit digital communication system includes a decision feedback equalizer, capable of operating on 256-QAM symbols. 256-QAM symbols require 8-bits for representation of the symbols at the
35 input to a decision feedback filter. These are further divided

1 33754/JWE/B600

into 4-bits representing real symbols and 4-bits representing imaginary symbols. Utilizing a two's complement numbering system
5 for implementing signal processing functions results in a $-1/2$ bit offset in the representation of the QAM symbols.

An integrated circuit receiver includes an adaptive decision feedback equalizer which comprises a feedforward filter, a decision circuit and a decision feedback filter, coupled in
10 parallel fashion with the decision circuit. An offset generation circuit provides an offset signal which is summed with the output signal from the decision feedback filter. The offset signal corresponds to a bitwise representation of a fixed DC offset component resulting from two's complement representation of a
15 symbol.

In a particular aspect of the invention, each symbol might be represented with a 4-bit representation in two's complement. This results in a representation which is incorrect by a fixed offset equal to $-1/16$, which can be corrected by adding a fifth
20 bit to each symbol's representation. A decision feedback filter is constructed to receive a symbol decision from a slicer, for example, having a wordlength of 4-bits, the decision feedback filter outputting a compensated symbol decision having a wordlength of 4-bits. An offset generation circuit generates a
25 DC value corresponding to the fifth bit representation, and a summing circuit combines the decision feedback filter output with the DC value generated by the offset generation circuit. The decision feedback filter convolves a 4-bit wordlength symbol decision with adaptively developed coefficients, while the offset
30 generation circuit convolves the DC value with a set of filter coefficients received from the decision feedback filter. The summing circuit, thus provides a full ISI compensation signal corresponding to a full 5-bit symbol representation.

In a further aspect of the invention, in the case where the
35 receiver receives VSB transmissions utilizing a pilot tone as a

1 33754/JWE/B600

carrier reference, the DC component representing the pilot tone is further convolved with a set of coefficients received from the
5 decision feedback filter, in order to develop a compensation signal representing a previously extracted DC component.

In accordance with practice of the invention, a method for adaptively equalizing symbols, expressed as digital words, might be characterized as identifying a nibble component of the word,
10 where the nibble component represents a particular fixed offset value. The word is truncated to a vestigial representation which excludes the nibble component. The vestigial representation is convolved with coefficient tap value in a decision feedback filter while the fixed offset value, corresponding to the
15 excluded nibble component, is convolved with the same coefficient tap values in a correction filter. The complexity of circuitry used to implement the decision feedback filter is thereby linearly reduced, with a corresponding minimal increase in integrated circuit hardware represented by the correction filter.

20 The present invention is also directed to digital data communication systems and methods for operating such systems in order to improve the system's bit error rate in high noise situations. Decision directed adapted equalization, decision directed carrier and/or timing recovery loops are all able to
25 recover significant performance improvements by employing maximum likelihood sequence estimation circuitry to provide a higher percentage of correct symbolic decisions. In particular, such systems are particularly beneficial in the case of U.S. Digital Terrestrial Television Broadcasting applications which employ a
30 trellis coded 8-VSB modulation scheme.

In one aspect of the invention, an integrated circuit receiver includes decision directed carrier and timing recovery circuits and further includes a decision feedback equalizer. The decision feedback equalizer is constructed with a feedforward
35 filter and a decision feedback filter and incorporates a trellis

1 33754/JWE/B600

decoder circuit, coupled to receive symbol samples from the feedforward filter and channel perturbation compensation signals from the decision feedback filter. The trellis decoder circuit is also integrated into the timing loops so as to provide enhanced reliability symbolic decisions to an input of the timing loops.

The trellis decoder includes a decision device, a path metrics module which defines and stores path metrics for a sequential series of symbolic decisions, and a traceback memory module which stores best survivor paths for a sequential series of symbolic decisions. The traceback memory has a length N, the Nth decision representing a final decision and the length N represents a N stage trellis defined path memory, each stage having a time delay characterized by $1/N$. A summing circuit is coupled in parallel fashion across the trellis decoder. The summing circuit combines an input symbol, input to the trellis decoder, with a symbolic decision, output from the trellis decoder, to define a sequence estimated error term. A variable delay stage is coupled to delay the input symbol by an amount equal to the delay introduced to an output decision by an action of the trellis decoder.

In a further aspect of the invention, the feedforward filter includes adaptively updateable coefficient taps. The decision feedback filter further includes adaptively updateable coefficient taps. The sequence estimated error term is provided to the feedforward filter and to the decision feedback filter in order to drive the tap updates in a more error free manner.

Increased performance and reliability of both the decision feedback equalizer and timing recovery loops are further achieved by optimizing the tradeoff between trellis decoder symbolic decision delay and symbolic decision reliability. In particular, using decisions closer to the Nth decision increases the reliability of a particular decision. However, increasing delay

in a timing recovery loop, by using a symbolic decision closer to the Nth decision, reduces the loop's bandwidth and tracking ability. Accordingly, various intermediate symbolic decisions, less than the Nth decision, are selectively provided to the various timing recovery loops in order to recover some degree of sequence estimated decision performance with a minimum of delay consequence. Other intermediate symbolic decisions, or a final symbolic decision, is provided to the DFE in order to maximize performance.

One particular aspect of the present invention might be implemented in a dual mode QAM/VSB receiver system such as illustrated in simplified, semi-schematic block diagram form in FIG. 1. The receiver system illustrated in FIG. 1 can be described as a digital receiver which is compatible with both North American digital cable television and digital terrestrial broadcast television standards. The receiver system of FIG. 1 is capable of receiving all standard-definition and high-definition digital television formats (SDTV/HDTV).

In accordance with principles of the invention, the receiver system depicted in FIG. 1 accepts an analog signal centered at standard television IF frequencies, amplifies and digitizes the input analog signal with an integrated programmable gain amplifier and 10-bit A/D converter. Digitized signals are demodulated and filtered with a combined 64/256-QAM and 8/16-VSB demodulator and are adaptively filtered to remove multipath propagation effects and NTSC co-channel interference. The resulting digital data is error corrected with integrated trellis and Reid-Solomon decoders which support both the ATSC A/53 and ITU T J.83 Annex A/B/C coding formats. The final receive data stream is delivered in either parallel or serial MPEG-2 transport format for displaying on a television screen. It should be noted that the receiver system of FIG. 1 is suitable for digital

CATV/HDTV set-top box applications as well as digital CATV/HDTV televisions.

5 In the exemplary embodiment of the receiver of FIG. 1, all clock, carrier, gain acquisition and tracking loops are integrated with the demodulation and decoding functionality on a single integrated circuit chip, as are the necessary phase-locked-loops, referenced to a single external crystal.

10 The analog front end of the dual mode QAM/VSB receiver of FIG. 1, indicated generally at 10, suitably includes a programmable gain amplifier (PGA) 12 and a 10-bit analog-to-digital (A/D) converter 14. The PGA 12 is controlled by an on-chip gain recovery loop, operating in conventional fashion, to
 15 implement an automatic gain control (AGC) function. The A/D converter 14 is clocked by an on-chip voltage controlled oscillator (VCO) which is locked to an off-chip crystal resonator functioning as a stable timing reference. This stable reference allows an input intermediate frequency (IF) signal to be
 20 subsampled in order to produce a digital data stream centered on a substantially lower IF center frequency.

Digressing momentarily, it should be noted that the dual mode QAM/VSB receiver of FIG. 1 contemplates supporting two modes of IF input signals, direct sampling of a QAM spectrum centered
 25 on a low IF, or subsampling of a QAM spectrum centered on a standard tuner IF frequency of 44 Megahertz (MHz). In low IF mode, the output of a conventional tuner is first passed through a 6 MHz SAW filter centered on the tuner IF frequency to limit out-of-band signal energy. The differential SAW output is then
 30 AC coupled to a conventional downconversion circuit which centers the QAM spectrum on a low IF such as 6 MHz, and amplifies it under control of the AGC 12 to provide a nominal 1.0 volt peak-to-peak signal.

Returning now to the exemplary embodiment of FIG. 1, the
 35 dual mode QAM/VSB receiver according to the invention further

1 33754/JWE/B600

includes an IF DC offset cancellation circuit 16 which
compensates for any DC shift introduced by the A/D circuit 14.
5 A complex mixer (also termed a derotator) 18 subsequently
converts IF sample data into baseband data and is controlled by
a direct digital frequency synthesizer (DDFS) driven by the
carrier frequency recovery loop in a manner to be described in
greater detail below.

10 The QAM/VSF receiver's demodulator section suitably
incorporates the complex digital mixer 18 and a multi-rate
filter/interpolator (HB/VID) 20 which in combination, converts
an over sampled IF input signal to a baseband complex data stream
which is correctly sampled in both frequency and phase, under
15 control of a clock recovery loop, in a manner to be described in
greater detail below.

In-phase (I) and quadrature phase (Q) baseband signals are
then filtered by square-root Nyquist filters 22 which can
accommodate roll-off factors of 11-18%. The outputs of the
20 square-root Nyquist filters are subsequently directed to an
adaptive equalization block 24 and are parallel-processed by a
Nyquist-type prefilter 26 to provide an input signal to an
acquisition/tracking loop circuit 28 which includes carrier
recovery loop circuitry to support carrier frequency recovery and
25 spectrum centering as well as baud recovery loop circuitry, for
symbol timing extraction, as will be described in greater detail
below.

Prior to being directed to the Nyquist prefilter 26 and
adaptive equalization block 24, filtered signals are provided
30 from the square-root Nyquist filter 22 to an NTSC co-channel
interference rejection filter 28, for removal of the luma,
chroma, and audio subcarrier signals from the frequency spectrum.
When used in a terrestrial environment, there exists the
possibility of co-channel interference from terrestrial-type NTSC
35 transmitters. The NTSC co-channel rejection filters 28 function

as an adaptive digital filter which places precisely located notches in the frequency spectrum at the specific locations of the NTSC luma, chroma, and audio subcarriers. An NTSC co-channel rejection filter suitable for implementation in connection with the dual mode QAM/VSB receiver system of FIG. 1, might be one such as described in co-pending patent application serial No. 09/303,783, filed, May, 11, 1999 and entitled "NTSC REJECTION FILTER", commonly owned by the Assignee of the present invention, the entire disclosure of which is expressly incorporated herein by reference.

While the square-root Nyquist filters ordinarily assure that there is a minimal inter-symbol interference (ISI) over a perfect channel, the Nyquist filters are unable to remove ISI due to the imperfect channel characteristics. Accordingly, the dual mode QAM/VSB receiver according to the invention, provides an adaptive, multi-tap decision directed equalizer circuit 24, having 64 feedforward taps and 432 feedback taps, which is sufficient to remove ISI components generated by worst-case coaxial cable and terrestrial broadcast channels with multi-path spreads of up to 40 μ sec at 10.76 Mbaud.

Blind convergence algorithms are utilized by the equalizer 24 along with an ability to implement a training sequence embedded in the incoming data stream. In addition to adaptive equalization, the decision directed equalizer 24 also includes particular circuitry to perform carrier frequency acquisition and phase tracking (in the case of QAM modulation) or carrier phase tracking (phase recovery in the case of VSB modulation) on equalized constellation points using a quadrature synthesizer and complex mixer under control of the carrier recovery loop, to track out residual carrier offsets and instantaneous phase offsets such as are caused by tuner microphonics, as will be described in greater detail below.

1 33754/JWE/B600

5 The dual mode QAM/VSB receiver exemplified in FIG. 1 further includes a forward error correction (FEC) and decoder block 32, which is compatible with all common CATV standards and the ATSC terrestrial broadcast standard. Specifically, the Annex A/C decoder circuitry implements four general functions, frame synchronization, convolutional deinterleaving, reed-Solomon error correction and derandomization. Hard decisions are input to the frame synchronizer which locks onto the inverted synch byte pattern, conventionally provided in television data frames. After synchronization, data interleaving is removed by a convolutional deinterleaver utilizing a Ramsey type III approach. Data symbols are next provided to a Reed-Solomon decoder, which is able to correct up to 8 symbol errors per RS block, followed by data derandomization to undo the corresponding randomization operation of the transmitter's modulator.

15 In the Annex B mode, the decoder typically performs five general functions, and differs from the Annex A/C case primarily in its use of trellis decoding. Soft decisions from the receiver's equalizer circuit are input to a trellis decoder which functions as a maximum likelihood sequence estimator. Output sequences are directed to a frame synchronizer and derandomization block, similar to those described above, in connection with Annex A/C decoding. Data then is directed to a Reed-Solomon decoder block which is capable of correcting 3 symbol errors per RS block. A checksum decoder identifies blocks with uncorrectable errors and flags an output MPEG-2 data stream with a Transport Error Indicator (TEI) flag.

25 In practice, the majority of communication with the dual mode QAM/VSB receiver 10 of FIG. 1, and the majority of the activity provided by the various functional blocks, takes place upon initiation of a channel change. Upon detection of a channel change request, a receiver system's host microprocessor determines whether the existing 6 MHz channel contains the

1 33754/JWE/B600

requested MPEG service or if another channel must be selected. In the latter case, the host microprocessor typically consults
5 its program table and might direct the receiver system to program a channel tuner to select the appropriate channel frequency. The host microprocessor might then download, to the receiver 10, any channel specific configuration that might be required, such as the configuration of the receiver and FEC 32 for reception of
10 either a terrestrial (VSB) or a cable (QAM) channel.

Following configuration download the receiver 10 must acquire lock, i.e. synchronize its acquisition and tracking loop circuitry 30 to the frequency and phase of a remote transmitter. Receiver lock is a multi-step process which generally involves
15 allowing the various acquisitions/tracking loops to acquire lock in a predetermined manner. For example, the AGC loops are generally allowed to acquire first, in order to ensure that the signal level at the input to the A/D converter 14 is set appropriately. AGC bandwidths are initially set wide open in
20 order to minimize acquisition time and subsequently reduced to provide adequate tracking and minimal noise.

Carrier frequency acquisition and symbol timing (baud timing) are typically enabled after the AGC loops have acquired lock. Depending on the particular mode of operation (QAM or
25 VSB), these may be obtained jointly or in sequence. In a manner to be described in greater detail below, each loop is allowed to acquire by widening the appropriate bandwidths, thus allowing the loops to pull-in the signal, and gradually reducing the bandwidth as lock is obtained. Once baud timing and carrier frequency is
30 acquired, a carrier phase loop is enabled. While the carrier frequency loop is typically able to obtain a coarse phase lock, its ability to track instantaneous phase noise is compromised. A carrier phase loop provides a superior ability to track out phase noise.

35

33754/JWE/B600

Once the receiver system 10 has obtained lock, recovered data is delivered to the FEC decoder 32. The FEC 32 first obtains node synchronization (if there is a trellis decoder in the selected coding scheme), following by frame synchronization. With frame synchronization achieved, derandomization and deinterleaving are performed along with Reid-Solomon decoding. MPEG-2 transport stream synchronization is then achieved and data is delivered to the output for display.

The carrier frequency/phase recovery and tracking loops are all-digital loops which simultaneously offer a wide acquisition range and a large phase noise tracking ability. In accordance with the present invention, the loops use both pilot tracking and decision directed techniques in order to estimate the angle and direction for phase/frequency compensation. The loops are filtered by integral-plus-proportional filters, in which the integrator and linear coefficients of the filter are programmable to provide means for setting loop bandwidths. The baud recovery loop includes a timing error discriminant a loop filter, and digital timing recovery block which controls a digital resampler. As was the case with the carrier loops, the baud loop's timing error discriminant outputs a new value each baud which is filtered by a digital integral-plus-proportional filter featuring programmable coefficients.

In accordance with the present invention, the dual mode QAM/VSB receiver system 10 of FIG. 1 is configurable to be operable with both North American digital cable television (QAM) and digital terrestrial broadcast television (VSB) standards as well as performing in a dual QAM/VSB mode, it should further be understood that VSB broadcasts might be one of two separate types, a first, terrestrial broadcast mode (referred to as 8 VSB) which supports a payload data rate of about 19.28 Mbps in a 6 MHz channel, and a second, high data rate mode (referred to as 16 VSB) which supports a payload data rate of about 38.57 Mbps.

1 33754/JWE/B600

Both of these modes are well understood and described in the ATSC digital television standard, put forth by the advanced television systems committee. VSB transmission inherently requires only processing an in-phase (I) channel signal which is sampled at the symbol rate. In contrast, QAM transmission requires that the receiver process both in-phase (I) channel signals and quadrature-phase (Q) channel signals which are sampled at its symbol rate, typically one half that of a comparable VSM.

A comparison of the spectral distribution of QAM modulated signals and VSB modulated signals is illustrated in FIG. 2. Each of the spectra, for the QAM and VSB cases, are subtended by an "eye" diagram illustrating the signal content for both the I and Q rails. Although the VSB spectrum might be viewed as the sum of a real spectrum and its Hilbert transform, the VSB spectrum might further be considered as a frequency shifted Offset-QAM (OQAM) spectrum. Accordingly, the dual mode QAM/VSB receiver 10 of FIG. 1 is configured, when in VSB mode, to treat VSB modulated signals as either VSB or as OQAM, depending on the desires of the system configuration engineers.

FIG. 2 includes an Offset-QAM spectrum subtended by its corresponding "eye" diagram, in which the distinctive feature of OQAM is evident. In particular, signals on the Q rail are delayed by one half of a symbol, thus offsetting the Q rail, in time, from information on the I rail. As can be seen in the VSB and OQAM spectra of FIG. 2, and as more particularly evident in the VSB channel occupancy diagram of FIG. 3, the spectrum occupying a nominal 6.0 MHz channel is generally flat, except for symmetrical band edge regions where a nominal square root raised cosine response results in 620 kHz transition regions 36 and 38.

The dual mode QAM/VSB receiver in accordance with the invention is capable of operating on transmitted signals modulated by any of the above modulation formats with substantially the same circuitry. Particularly, and where

appropriate, the receiver treats VSB modulated signals as though they were OQAM because of the frequency shift relationship therebetween. Where signals are required to be treated as VSB signals, processing blocks include a real to imaginary converter circuit, in particular a Hilbert transform filter, which creates an analogue Q rail signal from the VSB real I rail, in order to use complex circuitry which directly extracts an error vector quantity.

Where a VSB signal is considered an OQAM signal, processing blocks include a time compensation circuit, such as a $Z^{-1/2}$ transform circuit, in order to accommodate the one half symbol delay inherent in an OQAM symbol period (and VSB symbol period) with respect to a QAM symbol period. Time compensating the Q rail of an OQAM signal allows the system to accommodate the sampling rate $F_s/2$ of VSB to the sampling rate F_s of QAM. In addition, when a VSB signal is demodulated as OQAM, the received VSB spectrum is mixed to "baseband at the spectrum's center frequency and the received complex data stream can be viewed as similar to QAM with a one half symbol offset between the in-phase and quadrature-phase components. The effective "symbol rate" of the VSB signal is thereby halved, making it substantially similar to QAM symbol rates and allowing interchangeability of receiver component processing blocks.

A pilot signal 40, typically a 50 kHz pilot signal, is added to the spectrum by a pilot insertion circuit, implemented in accordance with the standard, in all transmitters. The pilot signal 40 is typically provided at a spectral position, 310 kHz from the lower band edge, that was reserved for the suppressed carrier signal in conventional NTSC transmissions. This suppressed carrier signal provided a frequency reference signal to which NTSC receivers could lock and which was used for carrier recovery. The pilot is also termed "pilot tone" and (misleadingly) "carrier".

Carrier recovery is conventionally performed by an FPLL synchronous detector, which integrally contains both the frequency loop and a phase-locked loop in one circuit. The frequency loop provides wide frequency pull-in range of approximately +/- 100 kHz while the phase-locked loop might be implemented with a narrower bandwidth, i.e., typically less than 2 kHz. Further, in the ATSC digital television standard, the recommended approach to recover symbol timing information is to utilize a data segment sync signal that makes up a VSB data segment, and which is inserted between every segment of 828 symbols. The repetitive data segment sync signals are detected from among synchronously detected random data by a narrow bandwidth filter. From the data segment sync signals, a properly phased 10.76 MHz symbol clock is conventionally created.

In accordance with the present invention, the dual mode QAM/VSB receiver 10 of FIG. 1 recovers timing information from the pilot (unsuppressed carrier) signal that is included with the VSB signal, whereas the ATSC specification intends that the pilot signal be used only for carrier recovery.

Turning now to FIG. 4, there is depicted in simplified, semi-schematic block diagram form, an exemplary embodiment of a unitary carrier and recovery and symbol timing loop architecture, termed "unitary" in that both functions, frequency acquisition and tracking and symbol timing (also termed "baud recovery") are operable in response to the pilot (unsuppressed carrier) signal. In the embodiment of FIG. 4, an input IF spectrum is digitized by an analog-to-digital converter (A/D) and the resulting digital complex signal is directed to a complex mixer 50 where it is combined with a complex signal having a characteristic frequency f_c equal to the carrier frequency. The resulting complex signal is processed by a highband filter and variable rate interpolator, represented as a single processing block in the embodiment of FIG. 4, and denoted HB/VID 52. In a manner to be described in

greater detail below, symbol timing is performed by a baud loop coupled to provide symbol timing information to the variable rate interpolator (VID) portion of the HB/VID filter 52. Following interpolation, baseband IF signals are processed by a square root Nyquist filter which has a programmable roll off α of from about 11 to about 18%. The square root Nyquist filter 54 is further designed to have a particular cutoff frequency that has a specific relationship to the VSB pilot frequency f_c , when the VSB spectrum centers at DC. In a manner to be described in greater detail below, this particular cutoff frequency is chosen to have this particular relationship in order that both carrier recovery and symbol timing recovery might be based on a VSB pilot frequency enhancement methodology.

An NTSC rejection filter 56 is provided in the signal path in order that interference components represented by the luma, chroma and audio subcarriers, present in NTSC terrestrial broadcast system signals, are removed from the digital data stream prior to the data being directed to the receiver system's equalizer. The NTSC rejection filter 56 is an all digital, programmable notch filter, exhibiting quite narrow notches at specific, predetermined frequencies that correspond to the luma, chroma and audio subcarrier peaks. Although the NTSC rejection filter 56 is contemplated as functioning to remove unwanted NTSC co-channel interference components, the characteristics and design of the NTSC rejection filter 56 are such that it may be used to remove any form of interference component having a deterministic relationship to a particular input spectrum.

Following the filter bank, the input baseband signal is directed to a second mixer 58 where it's combined with a correction signal, developed in a manner to be described in greater detail below, which ensures that the spectrum is appropriately centered about zero.

1 33754/JWE/B600

It will thus be understood that there are two stages to carrier acquisition, a first stage, termed "an outside stage" (or
5 outside loop) provides for mixing the received digitized spectrum down to baseband and which might properly be termed "a tracking loop", and a second correction stage, termed "an inside loop", which functions more as an acquisition loop and which provides a correction factor to the spectrum to make sure the spectrum is
10 properly centered. In addition, the correction factor is "leaked" from the inside loop to the outside loop in order that the inside loop might be constructed with a wide bandwidth, typically in the 100 kHz range in order to provide for fast acquisition. Correction factors are leaked to the outside loop
15 such that the outside loop might be constructed with a relatively narrow bandwidth in order to provide for more accurate tracking capability. Once the carrier has been acquired.

A carrier phase detector 60 is coupled to receive an input signal from a Nyquist prefilter 62 coupled in turn to receive
20 complex signal from a node between the second mixer 58 and the receiver's equalizer 64. The Nyquist prefilter 62 is constructed as a high pass filter with a cutoff at the same particular characteristic frequency as the cutoff designated for the low pass root Nyquist filter 54. The root Nyquist filter 54 and
25 Nyquist prefilter 62 function in combination to define an equivalent filter that acts to define the pilot enhanced timing recovery characteristics of the receiver in accordance with the present invention. Complex, pre-filtered signals are directed to the input of the carrier phase detector which produces a 6-bit
30 frequency error discriminant for use in the loop. The SGN function of these 6-bits are extracted and applied, simultaneously, to an inside loop filter 66 and an outside loop filter 68. The inside loop filter 66 drives an inside timing reference circuit, such as a direct digital frequency synthesizer
35 (DDFS) which might also be implemented as a voltage controlled

oscillator (VCO) or a numerically controlled oscillator (NCO). Likewise, the outside loop filter 68 drives an outside timing reference circuit 72 which might also be suitably implemented as a DDFS, VCO, or an NCO. As was mentioned previously, the outside, or centering, loop functions to define a complex signal that might be expressed as $\sin \Omega_{ct}$ and $\cos \Omega_{ct}$, where Ω_c represents the pilot (carrier) frequency. Since the pilot (carrier) frequency f_c is given, its position in the frequency domain, with respect to any sampling frequency f_s is deterministic. Therefore, if a receiver system wishes to lock its timing frequency to a particular F_s that has a fixed relationship with a known F_c , as in the case of the ATSC standard signals, it need only apply a phase lock loop that tracks the pilot. Axiomatically, the pilot signal will appear at the correct location in the spectrum if the sampling frequency F_s is correct. The pilot signal will be shifted to a lower frequency from its expected frequency location if the sampling frequency f_s is too high. Conversely, in the case where the sampling frequency f_s is too low, the pilot signal will appear to have been shifted to a higher frequency location from its expected frequency location in the spectrum.

A particular case which makes implementation of pilot enhanced carrier recovery simpler, occurs when the sampling frequency f_s is selected to be four times that of the pilot frequency f_c , when a VSB spectrum is centered at zero. Thus, when the spectrum is centered, the pilot signal will be expected to occur at f_c . In accordance with practice of the present invention, the inside and outside loops will be looking for the pilot to occur at a frequency of $f_s/4$. This particular implementation is illustrated in the semi-schematic block diagram of FIG. 5 and its corresponding spectrum diagrams of FIG. 6.

As mentioned previously, the receiver system incorporates a frequency modulated square root Nyquist low pass filter 54 in

combination with a high pass Nyquist prefilter 62, which in combination might be viewed as a single equivalent filter 74. Both the root Nyquist 54 and Nyquist prefilter 62 are constructed with cutoff frequencies of $f_s/4$. Thus, and as indicated in the spectrum diagrams of FIG. 6, the high pass Nyquist prefilter 62 gives a resultant high and low band spectrum with each centered about $F_s/2$. When the spectra of the root Nyquist filter 54 and Nyquist prefilter 62 are superposed (summed as would be the case with an equivalent filter 74) the resultant signal is a symmetrical waveform, centered at $F_s/4$, each of which are centered about and symmetric with respect to the pilot when the pilot frequency f_c is equal to $f_s/4$. Accordingly, since the pilot signal is designed to be centered within a spectrum's transition band, the combination of the root Nyquist filter 54 and Nyquist prefilter 62 define an equivalent filter 74 that provides an output signal symmetric about the pilot when the pilot (carrier) has been appropriately acquired. It will thus be understood that when the equivalent filter output is symmetric about the pilot f_c , the resulting waveform can be represented as a pure sinusoidal signal for which only zero crossings need to be evaluated by the carrier phase detector (60 of FIG.4). If the sampling frequency f_s is too high, not only will the pilot signal be observed to appear at a lower frequency than its expected frequency location, but also the symmetry of the resultant waveform from the "equivalent" filter 74 will also be disturbed due to the non-center placement of pilot. Likewise, when the sampling frequency f_s is too low, the pilot signal will be observed to appear at a higher frequency than its expected frequency location, also perturbing the symmetry of the equivalent filter's output in a direction opposite the previous case. The carrier phase detector (60 of FIG. 4) evaluates the position of the pilot with respect to the sampling frequency and

provides appropriate correction signals to the inside loop filter (66 of FIG. 4) and the outside loop filter (68 of FIG. 4).

5 During initialization, one is able to make certain assumptions about the pilot signal since its frequency f_c position with respect to the spectrum is deterministic. Accordingly, while the inside or acquisition, loop is acquiring the pilot, the outside, or centering, loop assumes that no
10 frequency offset has been introduced to the spectrum and runs the DDFS (or VCO, or NCO) in a "flywheel" mode. Since the IF input signal is centered at 6 MHz, the outside timing reference (72 of FIG. 4) also runs at 6 MHz until such time as the inside loop is able to acquire the carrier and "leak" any frequency offset
15 information so obtained to the outside loop filter (68 of FIG. 4) for developing appropriate control signals for the outside loop's timing reference (72 of FIG. 4).

Returning now to FIG. 4, the Nyquist prefilter 62 further provides a complex input signal to a baud loop (also termed
20 "symbol timing loop") which provides symbol timing information to the variable rate interpolator 52. The baud loop suitably includes a baud phase detector circuit 76 coupled, in turn, to a baud loop filter 78 which controls operation of a baud timing generation circuit 80 such as a DDFS, VCO or NCO.

25 A further implementation of a baud loop is illustrated in the simplified semi-schematic top level block diagram of FIG. 7. The implementation of the baud loop depicted in FIG. 7 is generally similar to that depicted in the acquisition and tracking loop diagram of FIG. 4, and suitably includes a baud
30 phase detector coupled to receive complex signals I_{pref} and Q_{pref} from the Nyquist prefilter. The baud phase detector 76 might be implemented as a timing error discriminant which outputs a new value each baud, in turn, filtered by a digital integral-plus-proportional low pass filter 78. The filtered signal is
35 summed at a summing node 80 with an offset word, denoted "baud

1 33754/JWE/B600

frequency control word" or SCW, and is used to control operation
of a baud numerically controlled oscillator (NCO) 82. The loop
5 is updated once per baud, but only if a sine change occurred on
either the I or Q decision data since the previous baud. The
summing node 80 and frequency control word are provided in order
to accommodate the baud loop to any known offsets that might, for
example, have been acquired from past history of communication
10 between the receiver and a particular remote transmitter unit.

FIG. 8 is a semi-schematic block diagram of an exemplary
implementation of the baud phase detector 76 of FIG. 7. In the
exemplary embodiment of a baud phase detector of FIG. 8, the
input to the baud loop is the complex signal output by the
15 Nyquist prefilter, I_pref and Q_pref. The signal from the I rail
might either be offset by one symbol period through a delay
element 90 or alternatively, be provided directly to the
remaining circuit elements of the baud phase detector through a
selection MUX 92. In the case where the baud phase detector is
20 processing a VSB signal, one symbol delay is added for signals
on the I rail. In the case where the baud phase detector is
processing QAM signals, there is no need to add a symbol delay
for either of the I or the Q rail, since the I and Q components
of a symbol are aligned within a symbol period. It should also
25 be noted that when VSB signals are being processed as OQAM, a one
symbol delay is added to the signals on the I rail by passing the
I signals through the delay element 90. Delay selection is made
by the MUX 92 in response to a QAM/OQAM (VSB) signal provided by
an off-board control microprocessor.

30 After input, the sign of the symbols on the I and Q rails
is determined by a first sign logic circuit 94. The sign of the
input symbols is mixed in mixer 104 with the output of a second
sign logic circuit 102 which determines the sign of signals
appearing on the I Q rails after they have been directed through
35 two sequential delay elements 96 and 98. A third sign logic

circuit 100 disposed between the two delay elements 96 and 98 provides an output signal to a second mixer 106 where it is combined with the output of the first mixer 104. The output of the second mixer 106, for both the I and Q signal paths, is summed by a summing circuit 108 and provided to the baud loop's low pass filter (78 of FIG. 7). It will be understood that the baud loop is updated once per baud, but only if a sign change occurred on either the I or Q decision data since the previous baud. The signs of the two previous symbols are evaluated by sign logic circuitry 100 and 102, while the sign of the present symbol is evaluated by sign logic circuitry 94. For example, if two sequential symbols exhibited particular phase relationships such that they might be characterized as rotated in a positive direction (i.e., having a positive sign), and a subsequent symbol exhibiting a phase rotation in the opposite direction (having a negative sign), the combination of the signs of the first and third symbols would combine in mixer 104 to give a negative, and combined in mixer 106 with the sign of the second symbol to further result in a negative. This result would indicate a transition from the prior symbol's phase relationships and be therefore directed to the loop filter for control of the baud NCO. The timing error discriminant, as represented by the signals output by the summing junction 108, is therefore represented by values of -1, 0 or +1, with 0 representing either of the case where I and Q are aligned in time and in phase, or the case where I and Q are not aligned with one another, regardless of their phase relationship with nominal. In this last case, unlike symbols are not necessarily indicative of baud timing, but rather another form of error which it is not the function of the baud loop to compensate.

Returning momentarily to the simplified architectural illustration of an exemplary embodiment of the dual mode QAM/VSB transceiver of FIG. 1, it will be understood that while the

1 33754/JWE/B600

square root Nyquist filters 22 will assure that there is no intersymbol interference (ISI) over a perfect channel, they are
5 unable to remove ISI components due to imperfect channel characteristics. Accordingly, After the filter block represented by the HB/VID 20, root Nyquist 22 and NTSC 28 filters, the dual mode QAM/VSB receiver provides a decision directed equalizer, incorporating both a feedforward equalizer and decision feedback
10 equalizer for removing such ISI components. In the exemplary embodiment, the adapted equalizer 24 might be constructed as a 496-tap decision directed equalizer with ~~64-Real~~ 64-real/16-complex feedforward (FFE) taps and 432-real/108-complex feedback (DFE) taps, which is sufficient to remove ISI generated by worst-case
15 coaxial cable and terrestrial broadcast channels. In addition to adaptive equalization, the adaptive equalizer 24 also includes circuitry for performing phase recovery on equalized constellation points, by using a quadrature synthesizer and complex mixer under the control of a carrier recovery loop, in
20 order to track out residual carrier offsets and instantaneous phase offsets such as are caused by tuner microphonics. Further, the adaptive equalizer 24 is implemented such that the same hardware is configurable for either QAM or VSB applications, with a complex implementation being used for QAM and a real
25 implementation being used for VSB.

In the case of QAM modulated signals, both carrier frequency and phase recovery is performed by circuitry contained within the adaptive equalizer block 24. In the case of VSB modulated signals, the equalizer section further includes circuitry for
30 performing carrier phase recovery. In particular, since the adaptive equalizer incorporates decision directed circuitry, it is quite amenable to decision directed recovery techniques. For QAM, I and Q are coincident in time, so if I and Q are mixed, both the decision vector and phase offset are directly
35 obtainable.

1 33754/JWE/B600

For VSB (or OQAM), I and Q are offset from one another by one symbol period. Accordingly, some phase rotation metric must
5 be defined before I and Q are directed to the equalizer. As was described above, in connection with FIG. 8, the baud loop artificially puts I and Q in phase, by action of the initial delay stage (90 of FIG. 8) disposed on the I rail.

Turning now to FIG. 9, there is depicted a simplified, semi-
10 schematic block level diagram of the exemplary dual mode QAM/VSB receiver, including details of the construction and arrangement of adaptive equalizer 24 having decision directed VSB phase tracking and decision directed QAM frequency acquisition and phase tracking loops in accordance with the present invention.
15 As illustrated in the embodiment of FIG. 9, the adaptive equalizer includes a feedforward (FFE) block 110 configured to receive symbol aligned complex signals centered in baseband. The FFE 110 is suitably constructed as either a 64-tap real FFE, for VSB applications, or a 16-tap complex FFE when used in connection
20 with QAM modulated signals. Carrier phase alignment and/or carrier frequency/phase alignment is performed in a mixer 112 which receives signals from the FFE 110 and combines them with a timing reference signal developed by a timing reference circuit 114 such as a numerically controlled oscillator (NCO) a voltage
25 controlled oscillator (VCO) or a direct digital frequency synthesizer (DDDFS). Timed signals are then provided to a slicer 116 operating in conjunction with a decision feedback (DFE) block 118 which, in combination, provide hard decision information on constellation states as well as error information relating to
30 differences between actual signal trajectory relative to an ideal signal trajectory.

Error signals developed in the equalizer are directed through either a QAM phase detector 120 or a VSB phase detector 122 depending on how the incoming signal has been modulated.
35 Choosing between the QAM phase detector 120 and VSB phase

1 33754/JWE/B600

detector 122 is a function of a multiplex circuit 124 operating
in response to a QAM/VSF control signal provided by an off-chip
5 microprocessor. A second multiplex circuit 126 couples the
output of the QAM phase detector 120 and VSB phase detector 122
to a low pass filter 128 which, in turn, develops control signals
for the timing reference circuit 114. Thus, the dual mode
QAM/VSF receiver can be characterized as having four separate and
10 distinct timing loops, operative in various combinations
depending on whether the incoming signal is VSB or QAM.

In particular, the multiple loop timing system includes a
first loop, also termed an inside loop, suitably including the
Nyquist prefilter 62, carrier phase detector 60, an inside loop
15 filter 66 and an inside timing generation circuit 70 such as an
NCO, VCO or DDFS. The inside loop functions as a wide bandwidth
acquisition loop for frequency recovery on the carrier signal in
a manner described above. The multiple loop system further
includes a second loop, also termed the outside loop, which
20 shares the carrier phase detector 60 with the inside loop and
which functions as a narrow bandwidth centering loop, also for
frequency recovery on the pilot signal. The third loop, of the
multiple loop system, is the baud loop which functions to define
symbol timing. As was described above, the first loop, the
25 inside or acquisition loop, is operative only when the received
signal is a VSB signal. The fourth loop, of the multi loop system
including QAM and VSB phase detectors 120 and 122 in combination
with Lopez filter 128 and exemplary NCO 114, functions as the
frequency recovery acquisition loop in the QAM case, as well as
30 the phase tracking loop for both VSB and QAM cases. As was
described in connection with the inside and outside loops, above,
the phase corrections developed by the QAM phase detector 120 are
"leaked" to the outside loop's loop filter 68 on a 1-bit per
period basis so as to provide a coarse correction to the outside

35

loop in order that the outside loop can be constructed with a narrow bandwidth in order to maintain centering accuracy.

In the exemplary carrier recovery loop of FIG. 9, a particular form of phase detection employs symbols with the same time stamps for each phase error term, thus allowing acquisition and tracking of carrier frequency offset in addition to tracking of carrier phase offset. Conventionally, VSB systems use every second consecutive symbol for phase detection, with the two symbols representing one symbol offset. Due to this particular time offset, the resultant carrier loop is insufficient to perform carrier frequency acquisition and tracking, as well as more susceptible to self phase noise, introduced during phase detection when compared to an equivalent QAM phase detection.

FIG. 10 is a simplified block diagram of a carrier recovery network such as might be implemented in a dual mode QAM/VSB receiver. The carrier recovery network includes a phase detector 130 configured to receive in-phase I and quadrature-phase Q input signals. The in-phase signal should have been sampled twice a symbol at both the in-phase symbol sampling time and at the quadrature-phase sampling time. The in-phase signal is then 1-to-2 de-multiplexed to generate two information streams, denoted I and X_I , where the I represents in-phase symbols sampled at the in-phase sampling time and the X_I represents mid-symbol points sampled at the quadrature-phase symbol sampling time.

Similarly, the quadrature-phase symbol Q having been sampled twice a symbol is 1-to-2 de-multiplexed to generate two information streams representing the quadrature-phase symbols (Q) and its mid-point symbols (X_Q), respectively. Accordingly, when an in-phase signal is de-multiplexed in order to generate a symbol (I), the quadrature-phase signal is de-multiplexed to generate its mid-symbol point (X_Q), and vice versa

Following de-multiplexing, both the in-phase and quadrature-phase symbols are decoded in respective decision device blocks

1 33754/JWE/B600

136 and 138 to generate symbol decisions I with a 'I' and 'Q', respectively. The original sample value I and Q is
5 arithmetically combined with the decisions 'I' and 'Q' in respective adders 140 and 142 in order to generate an error term E_I and E_Q , respectively for the I rail and the Q rail.

Phase error terms are generated, one for each rail, as P_I and P_Q , respectively by taking the product of a particular rail's
10 error term and multiplying it by the corresponding rail's mid-symbol point. For example, the phase error term for the I rail, P_I is equal to the quantity $(I - 'I') * X_Q$.

Alternatively, the phase error term P_I might also be represented as $(I - 'I') * \text{sign}(X_Q)$. Similarly, the phase error term
15 for the Q rail can be expressed as $('Q' - Q) * X_I$, or $('Q' - Q) * \text{sign}(X_I)$. In either case, the I, 'I' and X_Q in each I rail phase error term computation have the same time index, as do the Q, 'Q' and X_I for each Q rail phase error term computation. Thus, there should be a corresponding pair of P_I
20 and P_Q phase error terms per symbol which exhibit an offset equal to the offset between the initial I and Q signals.

In accordance with the exemplary embodiment of FIG. 10, each pair of P_I and P_Q phase error signals are further multiplexed, in
multiplexer 148, in order to generate two consecutive phase error
25 terms, for each symbol, which are provided in turn to a loop filter 150. The loop filter 150 develops control voltage for the loop's VCO 152 which provides a timing reference signal for an input phase splitter and derotater 154 which functions as a phase correction block.

30 The carrier phase loop of FIG. 10, will be understood to include a phase detector capable of extracting the phase and/or frequency difference between the transmitted carrier and received carrier in order to accurately demodulate received signals.

FIG. 11 is a simplified, block level diagram of a carrier
35 phase detection and correction loop as it might be implemented

1 33754/JWE/B600

if the receiver were operating in VSB mode. In FIG. 11, the input signal is received by a phase splitter and derotater 154 which provides a single sideband signal (I) to the VSB phase detector 156, along with a counterpart signal X_0 , where the single sideband signal I and its counterpart X_0 form a Hilbert transform pair.

As was the case in connection with the QAM phase detector 130 of FIG. 10, the I signal is decoded, i.e., quantized to a valid symbol, in a decision device 158 to generate a valid symbol 'I'. The 'I' and the valid symbol 'I' are negatively combined in a summing circuit 160 in order to define an error term E_I . A multiplier 162 combines the error term E_I with the sideband signal counterpart X_0 in order to define a phase error term P_I which can be expressed as $(I - 'I') * X_0$ or alternatively, $(I - 'I') * \text{sign}(X_0)$. The phase error term P_I is provided to a loop filter 164 which develops a control voltage for a reference signal synthesizer such as a voltage controlled oscillator (VCO) 166. The synthesized reference is provided, in turn, to the phase splitter and rotater 154 in order to provide a phase correction to incoming single sideband VSB signals.

Turning now to FIG. 12, there is depicted a simplified, semi-schematic block diagram of an alternative embodiment of a VSB-type carrier phase detection and correction system in accordance with the present invention. As was the case with the carrier phase detection and correction system of FIG. 11, the system of FIG. 12 receives a single sideband (VSB) signal through a phase splitter and derotater 170 and provides a I signal to a summing junction 172 where it is combined with the output of a decision feedback equalizer (DFE) 174. It should be noted herein that the summing junction 172 and DFE 174 correspond to the summing junction 117 and DFE 118 of the exemplary embodiment illustrated in FIG. 9.

1 33754/JWE/B600

I rail signals are directed to a decision device 176, such as a slicer, where the incoming I signals are quantized to a valid constellation point 'I quantized symbols, i.e., decisions, are fed back into the DFE 174 and further provided to a second summing junction 178 where they are negatively combined with the input signal I in order to define an error term E_I representative of the displacement of the input signal I from its ideal (quantized valid) value. The error signal E_I may thus be viewed as representing a rotational or phase error of the input signal I from its ideal quantized value 'I.

In order to determine the direction of phase rotation, i.e., to determine a phase lead or phase lag, the error E_I is multiplicatively combined with a midpoint signal X_Q which is the Hilbert transform of the input signal I. X_Q is developed through a Hilbert transform circuit 180. X_Q might be combined directly with the error term E_I in a multiplier 182 or alternatively, might be evaluated to determine its sign in an optional sign determination circuit 184. Thus, the output of the exemplary carrier phase detector of FIG. 12 is a generated phase error term is P_I which might be expressed as either $(I - 'I') * X_Q$ or $(I - 'I') * \text{sign}(X_Q)$. The phase error term P_I is directed to a loop filter 186 which develops a control signal (a control voltage) that controls the operational parameters of a reference signal synthesizer such as a VCO. The synthesized reference signal is provided to the phase splitter and derotater 170 which, in turn, "derotates" incoming signals in order to properly recover and track carrier phase.

It should be understood that the exemplary embodiment of FIG. 12, where the Hilbert transform X_Q of an incoming I signal is generated internally, is suitably implemented in the case where the phase detector is provided in combination with a baseband decision feedback equalizer (DFE) or when the derotater is implemented such that only an in-phase component of a received

signal is produced. In the exemplary embodiment of FIG. 11, a Hilbert transform circuit would not be required since the Hilbert transform X_Q of the incoming signal I is directly available.

Returning to FIG. 12, it should be understood that the Hilbert transform circuit 180 introduces some measure of delay in the signal path between the input to the decision device 176 in the input to the multiplier 182 for combination with an error term E_I . An arbitrary delay introduced in any one leg of the signal paths would thus contribute a delay term (an additional error term) to the output phase error term P_I which would have the effect of either over or under compensating any phase lead or phase lag exhibited by the incoming signal. Accordingly, an additional delay stage 190 is introduced between the output of the summing junction 178 and the multiplier 182 in order to match the delay introduced by the Hilbert transform circuit 180. Since the phase detection and correction circuit of FIG. 12 is immanently suitable for implementation in integrated circuit technology, the delays caused by the Hilbert transform circuit 180 can be calculated to a reasonable degree of accuracy. Once delay has been characterized, a suitable matching delay can be devised by constructing the delay stage 190 with similar integrated circuit components having similar response characteristics and parasitic resistances and capacitances to the Hilbert transform circuit 180.

It should be understood that in carrier recovery systems based on the pilot, both QAM and VSB constellations are able to be accurately decoded so long as the phase of the pilot accurately represents the average phase of the signals. However, as is well understood by those having skill in the art, typical communication channels exhibit a non-linear phase response causing the pilot to often be attenuated. The channel phase response at the pilot location is quite often different from the channel phase response elsewhere along the spectrum, thus causing

a constellation to be effectively rotated when evaluated in connection with pilot phase. Since a systems' equalizer is expecting true baseband from the pilot, the system response might be accurately characterized with respect to pilot frequency but not necessarily accurately with respect to pilot phase, i.e., the system exhibits pre-equalizer rotation. Since the Equalizer is expecting to receive a signal that might be characterized as $A(t)e^{j\omega t + \phi}$, where the first portion of the exponential term represents frequency and the second portion of the exponential term represents phase.

In order to minimize pre-equalizer rotation, the dual mode QAM/VSB receiver according to the invention incorporates a 1-tap LMS derotater in OQAM mode in order to perform a pre-equalizer phase correction. Turning now to FIG. 13 and with reference to the exemplary embodiment of a dual mode QAM/VSB receiver of FIG. 9, the 1-tap LMS derotater is suitably disposed in the signal path before the equalizer 24 (also identified with the same reference numeral in the exemplary embodiment of FIG. 9). Complex signals I and Q are evaluated in a decision device 200 that is implemented in the exemplary embodiment of FIG. 13 as a slicer. Input complex signals I and Q are negatively combined with quantized OQPSK symbol values in a summing junction 202 in order to define a complex error term E . Complex error E is processed by a least means squares (LMS) function block 204 to develop a rotational alpha α having the conventional representation $\alpha_{n+1} = \alpha_n - \mu \cdot X^* \cdot E$, where μ represents the step change.

α is applied to a complex multiplier 206 where it is used to provide any needed pre-equalizer rotation correction before the complex signals I and Q are directed to the equalizer circuit 24.

As discussed above in connection with FIG. 9, the dual mode QAM/VSB receiver according to the invention incorporates a decision feedback equalizer (24 of FIGs. 1 and 9) which is

suitably constructed of a feedforward filter section (or FFE) and a decision feedback filter section (or DFE) as is illustrated in the simplified, semi-schematic exemplary embodiment of FIG. 14. In particular, an input signal, represented as x_{FFE_in} is directed to a feedforward filter element 200. After filtering, the signal is summed with the negative of the output of a decision feedback filter element 202 in a complex summing junction 204. Summed signals are directed to the input of a decision device 206, such as a multi-level slicer, which provides a signal decision, denoted x_{dec} , at one output and an error term, denoted "error", representing a vector difference between a valid, quantized constellation point and an actual received value. Decisions developed by the slicer 206 are further directed to the input of a decision feedback filter element (DFE) as a parallel signal denoted a DFE word, and identified as dfe_w . Thus, as is well understood by those having skill in the art, the received signal x_{ffe_in} is only used by the feedforward filter element 200, while an estimated decision signal x_{dec} is used by the decision feedback filter element 202. At the summing junction 204, an FFF filter version of the tail portion of the channel impulse response is canceled by the DFF weighted estimated signals. Any noise enhancement introduced by a DFE is only caused by equalization of the remaining smaller portion of the channel impulse response. As is also well understood, a feedforward filter (FFF) compensates for channel distortion with linear equalization and can be implemented at multiples of the baud rate. Decision feedback filters (DFF) cancel the tail portion of the channel impulse response using recovered data symbols. As such, a DFF can be implemented only at the baud rate.

No matter how implemented, the decision feedback filter element 202 is a highly complex system which performs a significant number of arithmetic calculations, at extremely high

clocking speeds. The number of calculations performed necessarily depends upon both the length of the filter, i.e., the number of coefficients (or taps) that contribute to the final output signal, as well as the width of the filter, represented by the filter's wordlength or the number of bits required for representation of the symbols at the input of the DFE. Reducing the wordlength of the decision feedback filter 202 significantly reduces the complexity of the decision feedback filter block.

FIG. 15 is a simplified block level diagram illustrating an exemplary 8-tap decision feedback filter, suitably implemented as a sequential string of delay stages, with the output of each delay stage, as well as symbols at the DFF input, each being multiplied by a corresponding coefficient, denoted $d(0) \dots d(7)$. Each of the coefficient multiplied signals are summed together at summing junctions in order to define a filter output $y(n)$. It should be understood that $d(0) \dots d(7)$ denotes 8 multiplication operations, each of which require significant investments in processing hardware, and each of which are performed in parallel fashion with an index equal to the decision feedback filter word length dfe_w . The hardware complexity of these multiplication operations are linearly reduced when the word length dfe_w is reduced.

QAM modulated signals include an in-phase component and a quadrature-phase component, denoted I and Q respectively, which requires the use of a complex decision feedback equalizer such as depicted in semi-schematic block diagram form in FIG. 16. Briefly, the exemplary complex decision feedback equalizer of FIG. 16 includes real and imaginary filters for each of the in-phase and quadrature-phase input components. For example, an in-phase signal I_{in} is processed by a real filter 208 whose output is summed with the output of an imaginary filter 212 which receives a quadrature-phase input. Likewise, the quadrature-phase input is processed by a real filter 214 whose output is

summed with the output of an imaginary filter 210 which, in turn receives an in-phase signal I_{in} as an input. Thus, it should be understood that the exemplary complex decision feedback equalizer of FIG. 16 is nothing more than a graphical, block diagram representation of the mathematical function defining a complex filter.

In the case where the exemplary complex decision feedback equalizer of FIG. 16 is operating on a 256 QAM signal, 8-bits are required to adequately define the representation of each symbol at the input to the exemplary complex dfe. This is because 256 QAM symbols requires $\text{LOG}_2(256) = 8\text{-bits}$ for symbol representation. The 8-bit representation of each symbol can be divided into two subsets, with 4-bits chosen to represent real symbols (denoted as in-phase or I symbols) and 4-bits chosen to represent imaginary symbols (denoted as quadrature-phase or Q symbols). When represented in this manner, a 256 QAM constellation might appear as depicted in the graphical representation of FIG. 17, and suitably includes the $2^4 = 16 \times 16 = 256$ complex symbols, symmetrically arranged about the I and Q axis.

In order to maintain the symmetry about the zeros of the I and Q axis, as well as for ease of numerical processing, the binary two's complement numbering system is used for implementing the signal processing functions in the exemplary dual mode QAM/VSB receiver. Utilizing two's complement as the numbering system, results in a $-1/2$ bit offset in representation of each of the QAM symbols. As can be determined from the exemplary 256 QAM constellation represented in FIG. 17, quantized symbol points (desired symbols) range from $-15/16$ to $15/16$ on both the I and Q axes with a $1/8$ offset, or separation, between symbol points. Thus, an input signal $x(n)$ would take on values of $\{-15/16, -13/16, -11/16, -9/16, -7/16, -5/16, -3/16, -1/16, 1/16, 3/16, 5/16, 7/16, 9/16, 11/16, 13/16, \text{ and } 15/16\}$.

However, a 4-bit representation of each of the 256 QAM symbol points in the two's complement numbering system can be expressed as $\{100_b, 1001_b, 1010_b, 1011_b, 1100_b, 1101_b, 1110_b, 1111_b, 0000_b, 0001_b, 0010_b, 0011_b, 0100_b, 0101_b, 0110_b, 0111_b\}$ which, when expressed in common numerical form represents an input signal, denoted by $z(n)$, which takes on the discrete values $\{-16/16, -14/16, -12/16, -10/16, -8/16, -6/16, -4/16, -2/16, 0, 2/16, 4/16, 6/16, 8/16, 10/16, 12/16, 14/16\}$. Thus, it will be understood that the effective input signal $z(n)$, when processed, would give symbol quantization results that are incorrect by a fixed offset, equal to $-1/16$, and which is denoted herein by a . Since $-1/16$ may be represented by the binary value 00001 in two's complement, the $-1/16$ fixed offset may be corrected by adding $a = 00001$ to $z(n)$ as a correction factor.

While effective to some degree, adding a correction factor in this manner raises the number of bits required to represent each I and Q symbol from 4-bits to 5-bits for each discrete symbol point. Thus, an input signal $x(n)$ that accurately represents discrete symbol points would be represented by $\{10001, 10011, 10101, 10111, \dots, 01001, 01011, 01101, \text{ and } 01111\}$ which correctly represents the desired discrete symbol values from $-15/16$ to $15/16$. However, increasing the wordlength required to accurately represent a symbol from 4-bits to 5-bits linearly increases the complexity of the multipliers used to implement the decision feedback filter portion of the system's DFE.

In accordance with the invention, a decision feedback equalizer (DFE) constructed in accordance with the simplified, block diagram of FIG. 18, includes a decision feedback filter 220 that accommodates a two's complement representation of discrete symbol points in a manner that minimally effects the increase in hardware complexity caused by the two's complement numbering system. In the exemplary embodiment of the DFE of FIG. 18, an input signal x_ffe_in is received by a feedforward filter 222,

having a coefficient set represented by $f(n)$. The feedforward filter's output is directed to a decision device 224, such as a slicer, configured to output a tentative decision, represented by x_dec and an error term. Tentative decisions are directed to the input of a decision feedback filter 220 in the form of an input signal, denoted $x(n)$, which may be alternatively described as a DFE word represented as dfe_w . However, and in accordance with the invention, the DFE word is a 4-bit representation and, thus, does not include the fifth bit fixed offset term denoted by a . Thus, the DFE word is represented in the exemplary embodiment of FIG. 18 as $dfe_w - a$.

Returning momentarily to the exemplary decision feedback filter of FIG. 15, it will be realized that such a filter, with input $x(n)$, output $y(n)$, and coefficients $d(n)$ can be characterized by the convolutional equation $y(n) = \sum_k d(k)x(n-k)$. However, if the input signal to the exemplary filter of FIG. 15 is viewed as including an input stimulus portion and a fixed offset portion, the input signal could be expressed as $x(n) = z(n) + a$. Given this particular mathematical relationship, and substituting terms in the filter response characteristic, the filter output might be represented as $y(n) = \sum_k d(k)z(n-k) + \sum_k d(k)a$, where a represents the fixed offset term and $z(n)$ represents the input stimulus.

From the above, it will be evident that the filter's output might be expressed as the sum of two independent terms, a first term in which the input stimulus z is convolved with the coefficient set d and a second term in which the coefficient set d is convolved with the fixed offset term a . When separated, the first portion of the filter's response characteristic retains the original representational word length (4-bits according to the foregoing exemplary description) which is directed to the input of the decision feedback filter 220 of the exemplary embodiment of the DFE of FIG. 18. The characteristic filter output $y(n)$ is

developed in a summing node 226 which sums the output of the decision feedback filter 220 with the output of an offset generation circuit 228 which provides an offset correction signal equal to the convolution of the decision feedback filter coefficients d with the fixed offset term a . Thus, an offset equal to $\sum_k d(k)a$ is added to the output of the decision feedback filter 220 at the summing junction 226 down-stream from the output of the decision feedback filter.

The offset cancellation circuit 228 might be constructed as a simple register which receives adaptively defined coefficients $d(n)$ from the decision feedback filter 220. Coefficient values are multiplied by the fixed offset a and summed for all k to define the offset term added to the output of the decision feedback filter. Accordingly, intensive numerical processing, performed by the decision feedback filter 220, is performed on a DFE wordlength of only 4-bits. Processing required to generate the offset term is minimal and requires a significantly lower investment in computational hardware than if the offset term were incorporated in the DFE word as a fifth bit. Computational complexity is significantly reduced as a consequence.

The decision feedback filter output $y(n)$, which includes the offset term, is negatively summed with the output of the feedforward filter 222 at a summing circuit 230. The sum of the negative of the decision feedback filter output and the feedforward filter output is provided as an input to the slicer 224. It bears mentioning that the error term developed by the slicer 224 is provided as a control input to both the decision feedback filter 220 and the feedforward filter 222 for adaptively modifying the content of the coefficient registers such that the decision feedback filter and feedforward filter converge. Needless to say, the adaptively reconfigured coefficients $d(n)$ of the decision feedback filter 220 are provided to the offset cancellation circuit 228 to accurately correlate the offset term

to the output of the decision feedback filter. The extent of the reduction in computational complexity of the filters in a DFE constructed in accordance with the invention might be better understood when it is recognized that the exemplary dual mode QAM/VSB receiver includes a 496-tap decision directed equalizer having 64 feedforward taps and 432 feedback taps. A 20% reduction in the decision feedback filter circuitry (reducing the DFE wordlength from 5-bits to 4-bits) more than compensates for the minimal additional hardware required by the offset cancellation circuit 228.

The foregoing discussion was concerned with reducing the computational complexity of DFE elements that might otherwise have obtained as a result of carrying forward a fixed offset value of a two's compliment representation of a 256 QAM constellation. In the case of VSB modulated signals, the same type of symbol representational offset occurs with regard to a VSB constellation, as well as a DC offset term introduced as an artifact of the above-described pilot. The ATSC standard for VSB transmission requires utilization of a pilot tone as a carrier reference. When a received spectrum is mixed down to baseband, the pilot tone reduces to a DC component at baseband and which must consequently be subtracted from an equalizer signal prior to its introduction to the slicer and subsequently added back to the decision signal defined at the slicer output.

FIG. 19 is a simplified block level diagram of a DFE similar to the exemplary embodiment of FIG. 18, but further including a pilot tone generation circuit 232 which functions to develop a DC component equal to the pilot's DC component baseband. The DC component developed by the pilot tone generation circuit 232 is negatively summed with the filtered DFE input in a summing circuit 234 prior to the signals being directed to the slicer 224. The DC component developed by the pilot tone generation circuit 232 is further added to the tentative decision x_{dec}

developed by the slicer, in summing circuit 236, prior to the decisions being provided to the input of the decision feedback
5 filter 220 and also prior to its being output from the DFE for decoding and error correction. The DC component, thus added to the decision value has the effect of increasing the DFE wordlength at the input to the decision feedback filter 220. In the case of 8 VSB the discrete symbol values might be represented
10 as $\{-7/8, -5/8, -3/8, -1/8, 1/8, 3/8, 5/8, \text{ and } 7/8\}$ with the value of the pilot tone generally recognized as $5/32$. In ordinary binary terms, the DFE wordlength that would be necessary to represent 8 VSB symbols is 3-bits. However, utilizing the two's complement numbering system results in a $-1/8$ offset, in
15 a manner similar to the QAM case described above, which requires an additional bit for its representation, resulting in 4-bits being required to accurately represent each of the 8 VSB constellation points. When the pilot tone value is factored into the foregoing, it should be understood that the pilot tone
20 further increases the DFE wordlength by adding $5/32$, or 000101_2 in two's complement representation, to each symbol value, resulting in a 2-bit increase to the wordlength (thus increasing the wordlength from 4-bits to 6-bits). Thus, the DC pilot tone component of $5/32$, in combination with the fixed $-1/8$ symbol
25 offset, necessitates an approximately 50% increase in the computational complexity of a decision feedback filter of a DFE operating on 8 VSB modulated signals.

Turning now to FIG. 20, an additional exemplary embodiment of a decision feedback equalizer, configured for VSB modulated
30 signals, and constructed to reduce DFE wordlength from the nominal 3-bit case back to an original 3-bit representation, is illustrated in simplified, semi-schematic block diagram form. In particular, the pilot tone generation circuit 232 develops a DC component equal to the pilot tone DC component at baseband,
35 and provides the component value to a summing circuit 240, where

it is subtracted from the filtered DFE signal prior to its introduction of the slicer 224. However, and in accordance with the invention, the pilot tone generation circuit 232 is decoupled from the decision output of the decision slicer 224 and instead provides the DC component corresponding to the pilot tone to an offset correction circuit 242 which functions to compensate the output of the decision feedback filter 220 with an offset term a equal to the value of the pilot tone minus the $1/8$ offset introduced by the two's complement numbering system.

In general terms, the same mathematical analysis may be performed on the DFE exemplified in FIG. 20 as was performed on the DFE exemplified in FIG. 18. Specifically, the tentative decision x_{dec} is provided to the decision feedback filter 220 as a 3-bit DFE word, dfe_w-a , that does not include the 2-bits representing the $-1/8$ computational offset and the $5/32$ pilot tone value. The pilot tone and computational offset values are convolved with the filter's coefficient values in order to define an offset term which is summed with the filter output in a summing circuit 244 to define a decision feedback filter output $y(n)$. The DFF output $y(n)$ is subtracted from the output of the feedforward filter 222 in the summing circuit 230 prior to its introduction to the slicer 224.

Not only does the offset correction circuit 242 function to significantly reduce the complexity of the decision feedback filter 220 in the VSB case, but it also allows the pilots on generation circuit 232 to be decoupled from the slicer's output. In the conventional DFE embodiment of FIG. 19, the pilot tone value is added back to the slicer output prior to the tentative decision's being provided to the decision feedback filter because the pilot tone value is subtracted from the slicer's input signal, after the decision feedback filter output has been combined with the feedforward filtered input signal. The DC component removed from the signal after the decision feedback

filter 220 must be replaced in order that the filter remain converged.

5 In the exemplary embodiment of FIG. 20, pilot tone DC compensation, as well as computational offset computation, occurs in a loop disposed inside the feedback loop of the decision feedback filter, as well as occurring prior to the slicer 224. Thus, pilot tone DC compensation occurs twice in the signal path
10 between the decision feedback filter output and the input to the slicer; a first compensation associated with the offset correction circuit 242, where a compensation term related to the pilot term is added to the output of the decision feedback filter, and a second compensation occurring just prior to the
15 input of the slicer where the pilot tone DC component is removed from the input signal. Completely removing the pilot tone DC component from the signal within the DFE is further advantageous in that there is not DC offset present in signals provided to the decoder and forward error correction (FEC) circuitry following
20 the DFE. Additional savings in the complexity of FEC and decoder circuitry can be realized by obviating the requirement that a signal from the DFE be processed with DC offset components.

Trellis coded modulation is employed in modern digital communication systems to improve a system's bit error rate in
25 high noise situations. Trellis coded modulation (TCM) achieves a performance gain by increasing the size of a constellation within the modulation scheme, thereby increasing the "distance" between possible transmitted sequences. A particular example of a TCM communication system might include the U.S. digital
30 terrestrial broadcasting standard, which employs a trellis coded 8 VSB modulation scheme. The particular code used has an asymptotic coding gain of 3.31db over uncoded 4 VSB.

FIG. 21 is a simplified, semi-schematic block diagram of an exemplary encoder which might be provided in a typical
35 terrestrial broadcast transmitter, and which might be represented

in simplified form as a convolutional encoder 300 in combination with a signal mapper 302. A 2-bit input signal, Y_1 and Y_2 are input to the convolutional encoder 300 with the least significant bit, Y_1 , also directed, in parallel fashion, through a convolutional encoder, implemented as a linear feedback shift register, in order to generate a redundancy bit which is a necessary condition for the provision of coding gain of the code.

As described above, the convolutional encoder 300 includes a linear feedback shift register, constructed of two delay elements 304 and 306 (conventionally denoted by Z^{-1}) separated by a summing circuit 307, which function to combine the least significant bit Y_1 of the input word with the output of the delay elements 304 and 306. The time sequence formed by the LSB bit stream is convolved with the coefficients of the linear feedback shift register in order to produce the time sequence of the redundancy bit. Thus, the convolutional encoder might be viewed as a state machine.

The signal mapper 302 maps the resulting 3 bits, Z_2 , Z_1 , and Z_0 into a particular constellation level. Since there are 3-bits coming into the symbol mapper 302, a maximum of 8 levels might be represented by combinations of the 3-bits. As will be understood from the block diagram of FIG. 21, the 8 possible levels might be represented as -7, -5, -3, -1, 1, 3, 5 and 7.

However, since coding increases signal modulation from 4 levels to 8 levels, decision directed loops, such as decision directed adaptive equalization, decision directed carrier and/or timing recovery loops, and the like, are forced to function with respect to an increased constellation size of 8 levels.

Turning now to FIG. 22, an exemplary decision directed carrier and timing recovery loop is shown in simplified, semi-schematic block diagram form, and includes a symbol-by-symbol slicer 310 as a decision device, operating in combination with a DFE 312 to generate tentative decisions suitable for use by a

carrier loop 314 and timing loop 316. However, at signal-to-noise ratios (SNR) near system threshold, the loops will fail due to the combination of higher noise and larger constellation size. As a result, the system will not be able to achieve adequate lock, and the expected coding gain from TCM would not be realized. In particular, a symbol-by-symbol slicer does not employ sequence estimation in generating symbolic decisions. Rather, it operates only upon the "current" symbol, ignoring any past decisions.

On the other hand, were the DFE input to be taken from a best survivor path in a trellis decoder's trace back memory, the system would be able to exploit the correlations between a "current" symbol and past decisions, by maximum likelihood sequence estimation, for example. The DFE input would thus exhibit a lower error rate and, with a higher percentage of correct decisions, the DFE's ability to operate in low SNR environments is enhanced.

Turning now to FIG. 23, there is shown in simplified, semi-schematic block diagram form, a generalized decision feedback equalizer circuit that includes a TCM demodulation circuit, also termed a Viterbi decoder, which provides the input to a decision feedback equalizer 322. The system includes a carrier loop 324 that drives a derotator 326 disposed between the Viterbi 320 and a feedforward equalizer 328.

In addition to the carrier loop 324, the system also includes a symbol timing loop 330, coupled to provide a symbol timing reference to a variable interpolating filter 332. Although the symbol timing loop 330 is depicted in the exemplary embodiment of FIG. 23, the symbol timing loop 330 need not be decision directed, in the context of the present invention, but might alternatively be configured to operate upon an enhanced pilot signal in a manner described in connection with FIGS. 4 and 9.

In accordance with the invention, the input and output of the Viterbi 320 is directed to a summing junction 334 which
 5 combines an input signal and a tentative decision from the Viterbi in order to generate an error term. The error term, in turn, is used to drive the coefficient tap update of the FFE 328, as well as the coefficient tap update of the DFE 322. Providing
 10 a lower probability of error in the tap update signal significantly improves the performance and reliability of the FFE 328.

As will be described in greater detail below, TCM decoders exhibit a tradeoff between system delay and the reliability of symbolic decisions. In general, making use of decisions farther
 15 back in the history of a TCM demodulator tends to increase the reliability of the decision, with most reliable decision being the final decision. However, each stage in the process involves a certain amount of delay and it is sometimes desirable to choose decisions from some intermediate point of the traceback history.
 20 The earlier the chosen decision, the less the consequent delay. Accordingly, variable delay circuits 336a, 336b and 336c are provided between the input of the Viterbi 320 and the summing junction 334, the carrier loop 324 and the timing loop 330. The variable delay circuits 336a, b and c function to match the delay
 25 of the chosen symbol output from the Viterbi such that the summing junction 334, carrier loop 324 and timing loop 330 operate on signals having the same time stamp.

Turning now to FIG. 24, a TCM decoder, or Viterbi decoder, is depicted in semi-schematic, block diagram form at 320. A
 30 Viterbi suitably includes a decision device 340 coupled to receive an input signal from an FFE 328 that has been summed with the output of a DFE 322 in a summing junction 342. A Viterbi decoder processes information signals iteratively, tracing through a trellis diagram corresponding to the one used by the
 35 encoder, in an attempt to emulate the encoder's behavior. At any

particular time frame, the decoder is not instantaneously aware of which node (or state) the encoder has reached. Thus, it does not try to decode the node at that particular time frame. Instead, given the received sequence of signal samples, the decoder calculates the most likely path to every node and determines the distance between each of such paths and the received sequence in order to determine a quantity called a path metric.

Further, the Viterbi 320, in accordance with the invention, makes an assumption that the surviving paths at the Nth time frame pass through a common first branch and outputs a decision for time frame 0 on the basis of that assumption. If this decision is incorrect, the Viterbi 320 will necessarily output a few additional incorrect decisions based on the initial perturbation, but will soon recover due to the nature of the particular relationship between the code and the characteristics of the transmission channel. It should be noted, further, that this potential error introduction source is relatively trivial in actual practice, since the assumption made by the Viterbi that all surviving paths at time frame n pass through a common first branch at time frame 0, as a correct one to a very high statistical probability.

In FIG. 24, the exemplary trellis decoder (or Viterbi) 320 further includes a path metrics module 344 and a path memory module 346 in addition to the decision device 340. A path metric, as the term is used herein, is well known and refers to a plurality of elemental paths between neighboring trellis nodes, which form, by extension, a path. The Viterbi selects the best path for each incoming signal and updates a path memory stored in the path memory module 346 and the path metrics stored in the path metrics module 344. It will, thus, be understood that the path (or trace) memory module 346 includes a historical record

of a particular number of past decisions, with the number of past decisions represented by a depth parameter N.

5 Any one of a number of historical decisions may be taken from the path memory 346 and provided both to the DFE 322 and an error term generating summing junction 334 by selecting the appropriate historical signal through a multiplex circuit 348.

Turning now to FIG. 25, the TCM demodulator (or Viterbi) 320
10 might be considered as including 4 traceback registers, with each traceback register specific to a particular one of the 4 states making up the 8 VSB signal. A MUX 348 selects one of the 4 traceback registers, corresponding to the one containing the most likely symbol, in accordance with a select signal defined by the
15 path metrics module (344 of FIG. 24). The particular symbolic decision chosen by the MUX 348, is output from the TCM demodulator and provided to the DFE 322 where it is combined with a set of N non-causal coefficients, where N represents the length
20 N of each of the traceback registers. Further, the output symbolic decision from the TCM demodulator 320 is processed by a set of M + 1 causal coefficients in the DFE 322, where M represents the difference between the total number of coefficient taps and the length of the traceback register (the number of non-causal taps).

25 Further, the output of the TCM demodulator 320 is provided to a summing junction 334 where its value is combined with the TCM demodulator input in order to define an error term based upon the difference between an input signal sample and an output symbolic decision. This error term is then provided to both the
30 DFE 322 and an FFE 328 where it is used to update the tap coefficients.

As was mentioned earlier, symbolic decisions may be taken from each of the traceback memories at any one of the intermediate steps in the process. Depending upon the sequential
35 position of the actual symbolic decision tap, a certain delay can

be determined and that amount of delay is accommodated in a delay circuit 350 disposed between the input of the TCM demodulator 320 and the summing junction 334 in order that the time stamp of the input signal and the time stamp of the symbolic decision to be summed are equal. This delay is variable and programmable in that circuit simulations may be run in order to determine the delay/performance tradeoff characteristics. Either performance or delay (or a mixture of both) might be set as a decision metric and the system optimized for either maximum performance, minimum delay, or an adequate value of both. It is indicated in the exemplary embodiment of FIG. 23, the symbolic decisions, and consequent delay, need not necessarily be the same for defining the error term, providing an input to the carrier loop or the timing loop. Indeed, because of the different bandwidth constraints and acquisition characteristics of a carrier loop and a timing loop, it should be understood that the carrier loop needs to acquire at a much faster rate than the timing loop, allowing the timing loop to use a more "downstream" survivor path in the trellis decoder's path memory module and not be too concerned with its attendant delay.

In the case of a carrier loop, using decisions farther back in the history of the TCM decoder would tend to increase the reliability of decisions. However, increasing delay in the carrier loop correspondingly reduces the loop's tracking ability. Thus, the variable delay feature of the invention enhances overall system performance of a multi-loop decision directed system, as well as providing improved equalization characteristics.

The foregoing discussion discloses and describes merely exemplary methods and embodiments of a dual mode QAM/VSB receiver in accordance with the present invention. As will be understood by those familiar with the art, the various features and functions of the invention may be embodied in a variety of other

1 33754/JWE/B600

specific forms without departing from the spirit or essential
characteristics thereof. Accordingly, the disclosure of the
5 present invention is intended to be illustrative of, but not
limiting to, the scope of the invention, which is set forth in
the following claims.

10

15

20

25

30

35

CLAIMS

5 1. A method for operating a receiver having a particular sampling frequency related to a symbol rate to recover carrier and timing information from a received spectrum including a pilot signal, comprising:

centering the received spectrum at a known position
10 relative to baseband;

tracking the pilot signal with a phase-lock-loop;

evaluating the frequency of the pilot signal with respect to the sampling frequency; and

15 adjusting the centering of the received spectrum until the evaluated frequency of the pilot is in integral relationship with the sampling frequency.

2. The method according to claim 1, further comprising:

20 filtering the received spectrum in a low pass filter having a cut-off frequency related to the sampling frequency;

processing the filtered signal in a high pass filter having a cut-off frequency related to the sampling frequency; and

25 wherein the low pass and high pass filters define an equivalent bandpass filter, the equivalent bandpass filter defining upper and lower sideband regions each centered at an expected position of the pilot signal.

3. The method according to claim 2, wherein the received spectrum exhibits a raised cosine response characteristic, the
30 upper and lower sideband regions of the equivalent filter including transition regions of the spectra defined by the high pass and low pass filters.

1 33754/JWE/B600

4. The method according to claim 3, wherein the receiver's
sampling frequency is determined such that the pilot frequency
5 is equal to about one fourth the sampling frequency.

5. The method according to claim 4, wherein the high pass
filter is a Nyquist prefilter having a lower cut-off frequency
at about one fourth the sampling frequency, the high pass filter
10 centering the spectrum at a frequency about one half the sampling
frequency.

6. The method according to claim 5, wherein the low pass
filter is a square root Nyquist filter having an upper cutoff
15 frequency at about one fourth the sampling frequency, the square
root Nyquist filter centering the spectrum at about baseband.

7. The method according to claim 6, the desired position
of the pilot signal being substantially centered in each
20 transition region, thereby causing the desired position of the
pilot signal to be centered in each of the upper and lower
sideband regions of the equivalent filter at a frequency
substantially equal to one fourth the sampling frequency, thereby
augmenting a signal occurring at one fourth the sampling
25 frequency.

8. The method according to claim 7, further comprising:
receiving a sideband region from the equivalent filter
in a tracking loop;
30 sweeping the sideband region to identify an augmented
frequency component;
comparing the augmented frequency component to the
expected frequency of the pilot signal; and

35

1 33754/JWE/B600

shifting the sampling frequency in a direction and an
amount such that the augmented frequency component coincides with
5 the expected frequency of the pilot signal.

9. The method according to claim 8, further comprising the
step of using the shifted sampling frequency to define a symbol
timing reference signal.

10

10. A digital communication system, comprising:

a front end receiving an input spectrum at an
intermediate frequency, the input spectrum including an inserted
predetermined frequency component;

15

first and second nested tracking loops, the first loop
acquiring carrier frequency lock in operative response to the
predetermined frequency component of the received spectrum, the
second loop providing a signal adapted to position the spectrum
at a predetermined location relative to baseband in operative
20 response to said predetermined frequency component; and

20

a third tracking loop coupled to define a symbol timing
parameter in operative response to said same predetermined
frequency component.

25

11. The digital communication system according to claim 10,
further comprising an equivalent filter operating on the received
spectrum in order to define a pair of symmetric signals, each of
the symmetric signals centered at the characteristic frequency
of the predetermined frequency component when the received
30 spectrum is at baseband.

30

12. The digital communication system according to claim 11,
wherein symbol timing is performed at a sampling frequency, the
system further comprising:

35

1 33754/JWE/B600

a first high pass filter having a lower cut-off frequency related to the sampling frequency;

5 a second low pass filter having an upper cut-off frequency related to the sampling frequency; and

wherein the first and second filters define an equivalent bandpass filter having symmetric passband regions centered about a frequency related to the sampling frequency.

10

13. The digital communication system according to claim 12, wherein the received spectrum exhibits a raised cosine response characteristic, the passband regions including the transition regions of the high and low pass filtered spectra.

15

14. The digital communication system according to claim 13, wherein the sampling frequency is chosen such that the predetermined frequency component is disposed at a frequency one fourth the sampling frequency.

20

15. The digital communication system according to claim 14, wherein the high pass filter has a lower cut-off of about one fourth the sampling frequency and a passband center of about one half the sampling frequency.

25

16. The digital communication system according to claim 15, wherein the low pass filter has an upper cut-off of about one fourth the sampling frequency, the equivalent filter passbands thereby centered at a frequency about one fourth the sampling frequency.

30

17. The digital communication system according to claim 16, wherein the inserted predetermined frequency component is a pilot signal disposed at a location along the spectrum normally reserved for a suppressed carrier when the spectrum is a

35

1 33754/JWE/B600

conventional terrestrial broadcast spectrum, the pilot signal
centered in the equivalent filter's passband regions when the
5 sampling frequency is one fourth the frequency of the pilot
signal.

18. The digital communication system according to claim 17,
further comprising:

10 a phase/frequency detector coupled to receive an
equivalent filter passband signal;

means for determining whether the pilot is centered in
the passband region; and

15 an oscillator circuit developing a timing reference
signal having a frequency related to the sampling frequency, the
oscillator circuit increasing or decreasing the timing reference
signal frequency in operative response to the position of the
pilot signal with respect to a passband region center.

20 19. An integrated circuit receiver including a decision
directed carrier phase recovery circuit for complex signals
representing symbols characterized by in-phase and quadrature-
phase portions separated in time by an offset, the carrier phase
recovery circuit comprising:

25 a sampling circuit configured to sample each of the in-
phase and quadrature-phase portions of the complex signal at an
in-phase sampling time and at a quadrature-phase sampling time
separated by an offset;

30 a separation circuit, connected to separate the
sampled, in-phase, signal into an in-phase sample time data
stream and an in-phase time offset data stream;

a decision circuit, connected to receive the in-phase
sample time data stream and generate a tentative symbolic
decisions from in-phase sampled data;

35

1 33754/JWE/B600

a summing circuit coupled to combine the tentative symbolic decisions with signals from the in-phase sample time data stream to generate an in-phase symbolic error term;

a multiplier circuit connected to combine the in-phase symbolic error term with a time offset signal representing the quadrature-phase portion of the complex signal.

10 20. The carrier phase recovery circuit according to claim 19, further comprising:

a phase error term representing the in-phase portion, generated by the multiplier;

a loop filter;

15 a reference synthesizer circuit; and

a phase correction circuit, the reference synthesizer providing phase correction signals to the phase correction circuit in operative response to the phase error term.

20 21. The carrier phase recovery circuit according to claim 19, further comprising:

a second separation circuit, connected to separate the sampled, quadrature-phase, signal into a quadrature-phase sample time data stream and a quadrature-phase time offset data stream;

25 a second decision circuit, connected to receive the quadrature-phase sample time data stream and generate a tentative symbolic decisions from quadrature-phase sampled data;

a second summing circuit coupled to combine the tentative symbolic decisions with signals from the quadrature-phase sample time data stream to generate a quadrature-phase symbolic error term;

30 a second multiplier circuit connected to combine the quadrature-phase symbolic error term with the a time offset signal representing the in-phase portion of the complex signal.

35

1 33754/JWE/B600

22. The carrier phase recovery circuit according to claim
21, wherein the second multiplier circuit combines the
5 quadrature-phase symbolic error term with the in-phase time
offset signal to develop a quadrature-phase phase error term.

23. The carrier phase recovery circuit according to claim
22, further comprising a multiplexer connected to each multiplier
10 circuit, the multiplexer providing a signal stream of alternating
in-phase and quadrature-phase phase error terms to the loop
filter.

24. The carrier phase recovery circuit according to claim
15 20, wherein the time offset signal representing the quadrature-
phase portion of the complex signal is the sign of a quadrature-
phase time offset data stream.

25 The carrier phase recovery circuit according to claim
20 20, wherein the time offset signal representing the quadrature-
phase portion of the complex signal is a quadrature-phase time
offset data stream.

26. The carrier phase recovery circuit according to claim
25 20, wherein the time offset signal representing the quadrature-
phase portion of the complex signal is the Hilbert transform of
the in-phase sample time data stream.

27. The carrier phase recovery circuit according to claim
30 20, further comprising:

a Hilbert transform circuit connected to receive the
in-phase sample time data stream and output its Hilbert
transform, wherein the time offset signal representing the
quadrature-phase portion of the complex signal is the Hilbert
35 transform of the in-phase sample time data stream; and

1 33754/JWE/B600

wherein the multiplier combines the symbolic in-phase error term with the Hilbert transform of the in-phase sample time data stream.

28. The carrier phase recovery circuit according to claim 27, further comprising:

a DFE coupled, in parallel fashion, with the decision device, the DFE providing correction signals for removing an ISI component from tentative symbolic decisions; and

a combining circuit coupled to combine DFE correction signals with in-phase sample time data.

29 The carrier phase recovery circuit according to claim 27, further comprising a delay matching circuit disposed between the summing circuit and the multiplier, the delay matching circuit providing a delay to the symbolic in-phase error term equal to a delay imposed by the Hilbert transform circuit.

30. In an integrated circuit receiver for coherently demodulating complex signals representing symbols, characterized by first-phase and second-phase portions, separated in time by an offset, a method for decision directed carrier phase recovery comprising:

sampling each of the first-phase and second-phase portions of the complex signal at a first-phase sampling time and at a second-phase sampling time separated from the first-phase sampling time by an offset;

separating the sampled first-phase signal into a sample-time data stream and a time-offset data stream;

making a tentative symbolic decision on signals from the first-phase sample-time data stream;

35

1 33754/JWE/B600

combining the tentative decisions with signals from the
first-phase sample-time data stream to generate a symbolic first-
5 phase error term;

multiplying the symbolic first-phase error term with
a signal representing the time-offset sampled signal of the
second-phase portion of the complex signal.

10 31. The method according to claim 30, further comprising:
separating the sampled second-phase signal into a
sample-time data stream and a time-offset data stream;

making a tentative symbolic decision on signals from
the second-phase sample-time data stream;

15 combining the tentative decisions with signals from the
second-phase sample-time data stream to generate a symbolic
second-phase error term;

20 multiplying the symbolic second-phase error term with
a signal representing the time-offset sampled signal of the
first-phase portion of the complex signal.

32. The method according to claim 30, further comprising:
defining a phase error term, representing the result
of the multiplication of the symbolic first-phase error term with
25 the time-offset sampled signal representing the second-phase
portion of the complex signal; and

controlling a reference synthesizer to provide phase
correction signals to a phase correction circuit in operative
response to the phase error term.

30

33. The method according to claim 32, wherein the first-
phase and second-phase portions of the complex signal are its in-
phase and quadrature-phase components.

35

1 33754/JWE/B600

34. The method according to claim 33, wherein an in-phase
sample-time signal corresponds to a quadrature-phase time-offset
5 signal and a quadrature-phase sample-time signal corresponds to
an in-phase time-offset signal.

35. The method according to claim 30, wherein the signal
representing the time-offset sampled signal of second-phase
10 portion of the complex signal is the sign of the time-offset
sampled signal.

36. The method according to claim 30, wherein the step of
separating the sampled first-phase signal into a sample-time data
15 stream and a time-offset data stream comprises taking the Hilbert
transform of the first-phase sample-time data stream.

37. An integrated circuit comprising:
a decision directed symbol error magnitude
20 determination circuit;
a symbol rotation direction indication circuit; and
wherein the symbol error magnitude circuit operative
in response to a first-phase portion of a complex signal, the
symbol rotation direction indication circuit operative in
25 response to a second -phase portion of the complex signal, the
first-phase and second-phase portions offset from one another.

38. An integrated circuit comprising:
a decision directed symbol error magnitude
30 determination circuit;
a symbol rotation direction indication circuit; and
wherein the symbol error magnitude circuit operative
in response to a first-phase portion of a complex signal, the
symbol rotation direction indication circuit operative in
35 response to a Hilbert transform of the first-phase portion.

33754/JWE/B600

39. The integrated circuit according to claim 37, the decision directed symbol error magnitude circuit further comprising:

a first-phase signal;

a decision circuit outputting first-phase decisions;

and

an error circuit summing an first-phase decision with a first-phase signal to define a first-phase error term.

40. The integrated circuit according to claim 39, the symbol rotation direction indication circuit further comprising:

a signal representing a second-phase midpoint signal;

and

a combining circuit, combining the first-phase error term with the signal representing the second-phase midpoint signal.

41. The integrated circuit according to claim 40, wherein the first-phase signal is an in-phase component of an offset complex signal.

42. The integrated circuit according to claim 41, wherein the second-phase midpoint signal is a quadrature-phase component of an offset complex signal.

43. The integrated circuit according to claim 42, wherein the signal representing the quadrature-phase midpoint signal is the sign of the quadrature-phase midpoint signal.

44. The integrated circuit according to claim 43, wherein the quadrature-phase midpoint signal corresponds to an offset quadrature-phase signal sampled at an in-phase sample time.

1 33754/JWE/B600

45. A method of operating an integrated circuit,
5 comprising:

providing a decision directed symbol error magnitude
circuit;

providing a symbol rotation direction indication
circuit; and

10 wherein the symbol error magnitude circuit operative
in response to a first-phase portion of a complex signal, the
symbol rotation direction indication circuit operative in
response to a second -phase portion of the complex signal, the
first-phase and second-phase portions offset from one another.

15 46. A method of operating an integrated circuit,
comprising:

providing a decision directed symbol error magnitude
circuit;

20 providing a symbol rotation direction indication
circuit; and

25 wherein the symbol error magnitude circuit operative
in response to a first-phase portion of a complex signal, the
symbol rotation direction indication circuit operative in
response to a Hilbert transform of the first-phase portion.

47. The method according to claim 45, further comprising:
providing a first-phase signal;
providing first-phase decisions from a decision
30 circuit; and

summing a first-phase decision with a first-phase
signal to define a first-phase error term.

48. The method according to claim 47, further comprising:
35

1 33754/JWE/B600

providing a signal representing a second-phase midpoint
signal; and

5 combining the first-phase error term with the signal
representing the second-phase midpoint signal to define a phase
error term.

10 49. An integrated circuit receiver comprising:
at least one timing loop;
a decision feedback equalizer including:
a feedforward filter; and
a decision feedback filter; and
a maximum likelihood sequence estimation circuit,
15 coupled to receive input symbol samples from the feedforward
filter, the maximum likelihood sequence estimation circuit
integrated into the timing loop so as to provide enhanced
reliability symbolic decisions to an input of the timing loop.

20 50. The integrated circuit receiver according to claim 49,
the receiver operating on a complex signal transmitted in
accordance with an 8-VSB modulation scheme, the receiver further
comprising:

25 a summing circuit coupled in parallel fashion across
the maximum likelihood sequence estimation circuit, the summing
circuit combining input signal samples with symbolic decision
output from the sequence estimation circuit to define a sequence
estimated error term.

30 51. The integrated circuit receiver according to claim 50,
wherein the feedforward filter includes adaptively updateable
coefficient taps, the sequence estimated error term being
provided to the feedforward filter to drive the tap updates.

35

1 33754/JWE/B600

52. The integrated circuit receiver according to claim 50,
wherein the decision feedback filter includes adaptively
5 updateable coefficient taps, the sequence estimated error term
being provided to the decision feedback filter to drive the tap
updates.

53. The integrated circuit receiver according to claim 50,
10 wherein the maximum likelihood sequence estimation circuit is a
trellis decoder, the trellis decoder including:

a decision device, receiving input symbol samples from
the feedforward filter;

15 a path metric circuit for tracking a symbol sample's
time history and for determining a symbolic decision likelihood
based on a symbol sample's historical sequence; and

20 a path traceback circuit for storing a plurality of
sequential symbolic decisions, the output of the traceback
circuit outputting at least a final decision corresponding to a
maximum symbolic decision likelihood based on a symbol sample's
historical sequence.

54. The integrated circuit receiver according to claim 53,
the traceback circuit coupled to output each of a plurality of
25 intermediate symbolic decisions, each corresponding to a
particular symbolic decision along the sequence.

55. The integrated circuit receiver according to claim 54,
the traceback circuit having a length N, wherein N corresponds
30 to the number of symbolic decision estimations within a sequence,
each estimation represented by a circuit delay $1/N$, each of the
plurality of intermediate symbolic decisions separated from one
another in time by an integer relationship with $1/N$.

35

1 33754/JWE/B600

56. The integrated circuit receiver according to claim 55,
wherein selected ones of the plurality of intermediate symbolic
5 decisions are chosen for outputting based on a characteristic
total delay of each selected one.

57. The integrated circuit receiver according to claim 56,
further comprising:

10 a carrier recovery loop operating to detect a
difference in phase or frequency between a signal input to the
trellis decoder and a symbolic decision output from the trellis
decoder;

15 wherein the decision feedback filter provides a
compensation signal based on a symbolic decision output from the
trellis decoder; and

20 wherein the carrier recovery circuit operates on an
intermediate symbolic decision occurring earlier in the sequence
than the symbolic decision provided the decision feedback filter.

58. The integrated circuit receiver according to claim 56,
further comprising a timing recovery loop operating to detect a
difference in phase or frequency between a signal input to the
trellis decoder and a symbolic decision output from the trellis
25 decoder wherein the carrier recovery circuit operates on an
intermediate symbolic decision occurring earlier in the sequence
than symbolic decision provided the timing recovery loop.

59. In an integrated circuit receiver, a method for
30 operating a decision feedback equalizer, the method comprising:

providing a maximum likelihood sequence estimation
circuit, including a symbolic traceback memory, the maximum
likelihood sequence estimation circuit coupled to receive input
symbol samples from a feedforward filter;

35

1 33754/JWE/B600

inputting a symbolic decision, representing a best
survivor path of the symbolic traceback memory, to the decision
5 feedback equalizer;

generating a sequence estimated symbolic error term
from the best survivor path symbolic decision; and

providing the sequence estimated symbolic error term
to the decision feedback equalizer as a tap coefficient update
10 signal.

60. The method according to claim 59, wherein the maximum
likelihood sequence estimation circuit includes:

a decision device, receiving input symbol samples from
15 the feedforward filter;

a path metric circuit for tracking a symbol sample's
time history and for determining a symbolic decision likelihood
based on a symbol sample's historical sequence; and

wherein the symbolic traceback memory stores a
20 plurality of sequential symbolic decisions, the output of the
traceback memory outputting at least a final decision
corresponding to a maximum symbolic decision likelihood based on
a symbol sample's historical sequence.

61. The method according to claim 60, further comprising:
providing a symbolic decision, representing a best
survivor path of the symbolic traceback memory to an input of a
timing recovery circuit;

detecting a difference in phase or frequency between
30 the symbolic decision and an input symbol sample; and

operating a de-rotator circuit in accordance with the
comparison result.

62. The method according to claim 61, wherein the symbolic
35 traceback memory stores a plurality of sequential symbolic

1 33754/JWE/B600

decisions, the output of the traceback memory outputting at least
a final decision corresponding to a maximum symbolic decision
5 likelihood based on a symbol sample's historical sequence.

63. The method according to claim 62, wherein the symbolic
traceback memory is further coupled to output a plurality of
intermediate symbolic decisions, each corresponding to a
10 particular symbolic decision along the sequence.

64. The method according to claim 63, the traceback circuit
having a length N, wherein N corresponds to the number of
symbolic decision estimations within a sequence, each estimation
15 represented by a circuit delay $1/N$, each of the plurality of
intermediate symbolic decisions separated from one another in
time by an integer relationship with $1/N$.

65. The method according to claim 64, wherein selected ones
20 of the plurality of intermediate symbolic decisions are chosen
for outputting based on a characteristic total delay of each
selected one.

66. The method according to claim 65, wherein the timing
25 recovery circuit operates on an intermediate symbolic decision
occurring earlier in the sequence than the symbolic decision
provided the decision feedback filter.

67. An integrated circuit receiver, including an adaptive
30 decision feedback equalizer, comprising:

- a feedforward filter;
- a decision circuit;
- a decision feedback filter coupled in parallel fashion
with the decision circuit; and

35

1 33754/JWE/B600

an offset generation circuit, wherein the offset generation circuit provides an offset signal to an output signal from the decision feedback filter, the offset signal corresponding to a bitwise representation of a DC component.

68. The integrated circuit receiver according to claim 67, further comprising:

10 a complex input signal corresponding to a multi-level constellation of symbols, each symbol represented by a number of bits; and

15 wherein the number of bits representing each symbol is determined by a power of two which identifies a size of the constellation.

69. The integrated circuit receiver according to claim 68, wherein the bit representation of the constellation includes a fixed offset term.

20 70. The integrated circuit receiver according to claim 69, wherein the fixed offset term is capable of representation by adding an additional bit to each number bits representing a symbol.

25 71. The integrated circuit receiver according to claim 70, wherein the offset signal corresponds to a digital value determined by the additional bit.

30 72. The integrated circuit receiver according to claim 71, wherein the constellation is a 256-QAM constellation and the number of bits representing each symbol is four, the offset signal corresponding to a $-1/2$ bit offset in the representation of QAM signals.

35

1 33754/JWE/B600

73. An integrated circuit receiver operating on a constellation of complex symbols, each symbol represented by a number N of bits, the receiver comprising:

an adaptive decision feedback equalizer including:

a decision feedback filter, constructed to receive a symbol decision having a wordlength of N-1 bits, the decision feedback filter outputting a compensated symbol decision having a wordlength of N-1 bits;

an offset generation circuit, generating a DC value corresponding to an Nth bit representation; and

a summing circuit for combining the decision feedback filter output and the DC value generated by the offset generation circuit.

74. The integrated circuit receiver according to claim 73, wherein the offset generation circuit is a filter.

75. The integrated circuit receiver according to claim 74, further comprising:

a feedforward filter; and

a decision circuit, coupled in parallel fashion with the decision feedback filter, the decision circuit outputting an N-1 bit wide word representing symbol decisions and a symbol error term.

76. The integrated circuit receiver according to claim 75, wherein the symbol error term adaptively trains filter coefficients of the decision feedback filter, the decision feedback filter coefficients provided to the offset generation circuit.

77. An integrated circuit receiver operating on a constellation of complex symbols, each symbol capable of

1 33754/JWE/B600

representation by a digital word having a wordlength N of bits,
the receiver comprising:

5 a feedback filter, constructed to receive an input
stimulus signal having a wordlength of N-1 bits the feedback
filter outputting a a signal having a wordlength of N-1 bits;

a correction filter constructed to provide an output
signal having a single bit representation; and

10 means for combining the feedback filter output and the
correction filter output to define a signal having a value
consistent with an N-bit representation.

15 78. The integrated circuit receiver according to claim 77,
wherein the correction filter outputs a signal corresponding to
a fixed offset term introduced by a representation of complex
symbols in a first numbering system.

20 79. The integrated circuit receiver according to claim 77,
wherein the correction filter outputs a signal corresponding to
a fixed offset term introduced by a pilot tone inserted into a
transmitted spectrum.

25 80. The integrated circuit receiver according to claim 77,
wherein the correction filter outputs a signal corresponding to
a fixed offset term representing the sum of a fixed offset
introduced by a representation of complex symbols in a first
numbering system and a fixed offset introduced by a pilot tone
inserted into a transmitted spectrum.

30

81. The integrated circuit receiver according to claim 77,
further comprising:

a feedforward filter; and

35 feedback filter, the decision device outputting symbolic

decisions in an N-1 bit representation and further outputting a symbolic error term associated with each decision.

5

82. The integrated circuit receiver according to claim 81, wherein the symbolic error term adaptively trains filter coefficients of the feedback filter, the feedback filter providing an ISI compensation to symbolic decisions expressed in an N-1 bit representation.

10

83. The integrated circuit receiver according to claim 82, wherein the correction filter receives filter coefficients from the feedback filter, the correction filter providing an ISI compensation to a fixed offset term.

15

84. The integrated circuit receiver according to claim 83, the constellation comprising a 256-QAM constellation, each real and each imaginary symbol represented by a 5-bit word in two's complement notation, the 5-bit word comprising a 4-bit portion expressing each symbol's relative position within the constellation and a 1-bit portion expressing a fixed offset between each symbol's relative position and its absolute position within the constellation.

20

25

85. In an integrated circuit receiver, a method for adaptively equalizing symbols expressed as a digital word, the method comprising:

30

identifying a nibble component of the word, the nibble component representing a fixed offset value;

truncating the word to a vestigial representation excluding the nibble component;

convolving the vestigial representation with coefficient taps in a first filter;

35

1 33754/JWE/B600

convolving the fixed offset value, corresponding to the
excluded nibble component, with coefficient taps in a second
5 filter; and
summing the convolutions.

86. The method according to claim 85, wherein the first
filter is a decision feedback filter.

10

87. The method according to claim 86, wherein the second
filter is a DC correction filter.

88. A digital communication system for receiving signals
15 modulated an accordance with a multiplicity of modulation
formats, comprising:

a front end receiving an input spectrum at an
intermediate frequency;

20 first and second nested carrier tracking loops, the
first loop acquiring carrier frequency lock in operative response
to a predetermined frequency component inserted into the received
spectrum, the second loop providing a signal adapted to position
the spectrum at a predetermined location relative to baseband in
operative response to said predetermined frequency component;

25 a third tracking loop coupled to define a symbol timing
parameter in operative response to said same predetermined
frequency component;

30 an equivalent filter operating on the received spectrum
in order to define a pair of symmetric signals, each of the
symmetric signals centered at the characteristic frequency of the
predetermined frequency component when the received spectrum is
at baseband;

35 a decision directed carrier phase recovery loop having
a phase detector operative with respect to each of the
multiplicity of modulation formats;

1 33754/JWE/B600

a single bit LMS derotator coupled to adjust phase
offset of signals directed to an adaptive decision feedback
5 equalizer;

an adaptive decision feedback equalizer, including;

a feedforward filter;

a decision feedback filter; and

a maximum likelihood sequence estimation circuit,
10 coupled to receive input symbol samples from the feedforward
filter, the maximum likelihood sequence estimation circuit
integrated into a timing loop so as to provide enhanced
reliability symbolic decisions to an input of the timing loop.

15 89. The digital communication system according to claim 88,
wherein the multiplicity of modulation formats includes vestigial
sideband modulation (VSB), quadrature amplitude modulation (QAM)
and offset-quadrature amplitude modulation (OQAM).

20 90. The digital communication system according to claim 89,
further comprising:

a first derotator, coupled into the signal path in a
position after the front end, the derotator converting the
received spectrum to a position relative to baseband signal in
25 response to the first tracking loop;

a variable rate interpolator;

an NTSC interference rejection filter;

a square root Nyquist filter, coupled into the signal
path in a position after the NTSC interference rejection filter;

30 and

a second derotator coupled into the signal path in a
position after the square root Nyquist filter, the second
derotator adjusting the received spectrum to a baseband signal
in response to the second tracking loop.

35

1 33754/JWE/B600

91. The digital communication system according to claim 90,
further comprising a Nyquist prefilter, coupled in parallel to
5 the signal path and in a position after the second derotator, the
Nyquist prefilter and the square root Nyquist filter defining the
equivalent filter.

92. The digital communication system according to claim 91,
10 further comprising:

a real to imaginary signal converter, the converter
operative to create an imaginary analogue to a real signal, the
imaginary analogue having a same time stamp as the real signal;
and

15 a time compensation circuit, coupled to time shift an
imaginary component of a signal in one modulation format into an
imaginary component of a signal in another modulation format.

93. The digital communication system according to claim 92,
20 wherein the real to imaginary signal converter is a Hilbert
transform filter coupled to define a Q analogue signal from an
I rail signal.

94. The digital communication system according to claim 93,
25 wherein the time compensation circuit is a Z transform circuit,
having a characteristic delay $Z^{-1/2}$.

95. The digital communication system according to claim 94,
wherein the characteristic delay $Z^{-1/2}$ is equal to one half a
30 symbol time of a QAM signal.

96. A digital communication system for receiving signals
modulated an accordance with a multiplicity of modulation
formats, comprising:

35

1 33754/JWE/B600

a front end receiving an input spectrum at an intermediate frequency;

5 first and second nested carrier tracking loops, the first loop acquiring carrier frequency lock in operative response to a pilot frequency component inserted into the received spectrum, the second loop providing a signal adapted to position the spectrum at a predetermined location relative to baseband in
10 operative response to said pilot frequency component;

a third tracking loop coupled to define a symbol timing parameter in operative response to said same pilot frequency component;

15 an equivalent filter operating on the received spectrum in order to define a pair of symmetric signals, each of the symmetric signals centered at the characteristic frequency of the pilot frequency component when the received spectrum is at baseband; and

20 a decision directed carrier recovery loop having a phase detector operative with respect to each of the multiplicity of modulation formats.

25 97. The digital communication system according to claim 96, wherein the multiplicity of modulation formats includes vestigial sideband modulation (VSB), quadrature amplitude modulation (QAM) and offset-quadrature amplitude modulation (OQAM).

30 98. The digital communication system according to claim 97, the second tracking loop operative in conjunction with the first tracking loop to position the spectrum at a predetermined location relative to baseband when the spectrum represents a signal modulated in accordance with a first modulation format.

35 99. The digital communication system according to claim 98, the decision directed carrier loop operative in conjunction with

1 33754/JWE/B600

the first tracking loop to position the spectrum at a
predetermined location relative to baseband when the spectrum
5 represents a signal modulated in accordance with a second
modulation format.

100. The digital communication system according to claim 99,
the decision directed carrier loop operative on input signals
10 received from a maximum likelihood sequence estimation circuit
integrated into an adaptive decision feedback equalizer.

101. A digital communication system for receiving signals
modulated an accordance with a multiplicity of modulation
15 formats, comprising:

a front end receiving an input spectrum at an
intermediate frequency;

first and second nested carrier tracking loops;

a symbol timing loop; and

20 wherein the tracking and timing loops control reference
synthesizer circuits in operative response to a passband signal
centered at a frequency characteristic of an inserted pilot
signal.

25 102. The digital communication system according to claim
101, wherein the passband signal comprises a pair of symmetric
signals, each of the symmetric signals centered at the
characteristic frequency of the pilot signal.

30 103. The digital communication system according to claim
102, wherein each of the symmetric signals includes an augmented
pilot signal.

104. The digital communication system according to claim
35 103, wherein the passband signal is developed by an equivalent

1 33754/JWE/B600

filter including a lowpass root Nyquist filter and a highpass
Nyquist prefilter.

5

10

15

20

25

30

35

1 33754/JWE/B600

DUAL MODE QAM/VSB RECEIVER

5 ABSTRACT OF THE DISCLOSURE

A television receiver system capable of receiving and demodulating television signal information content that has been modulated and transmitted in accordance with a variety of modulation formats is disclosed. In particular, the system is able to accommodate receipt and demodulation of at least 8 and 16-VSB modulated signals in order to support US HDTV applications, as well as 64 and 256-QAM modulated signals, for European and potential US CATV implementations. The system includes carrier and timing recovery loops adapted to operate on an enhanced pilot signal as well as decision directed carrier phase recovery loops. Phase detectors operate on I and Q rail signals, or generate a Q rail from a Hilbert transform of the I rail. Decision directed loops incorporate a trellis decoder in order to operate on sequence estimated decisions for improved reliability in poor SNR environments.

25 JWE/mg

MG IRV1030725.1-*--11/3/99 3:27 PM

30

35




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 24




FIG. 25

**DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATIONS**

PATENT

Docket No. : 33754/JWE/B600

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled DUAL MODE QAM/VSB RECEIVER, the specification of which is attached hereto unless the following is checked:

___ was filed on ___ as United States Application Number or PCT International Application Number ___ and was amended on ___ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of the foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

<u>Application Number</u>	<u>Country</u>	<u>Filing Date (day/month/year)</u>	<u>Priority Claimed</u>
---------------------------	----------------	-------------------------------------	-------------------------

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

<u>Application Number</u>	<u>Filing Date</u>
60/106,921	November 3, 1998
60/106,922	November 3, 1998
60/106,923	November 3, 1998
60/106,938	November 3, 1998
60/107,037	November 3, 1998
60/107,103	November 4, 1998

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

<u>Application Number</u>	<u>Filing Date</u>	<u>Patented/Pending/Abandoned</u>
---------------------------	--------------------	-----------------------------------

POWER OF ATTORNEY: I hereby appoint the following attorneys and agents of the law firm CHRISTIE, PARKER & HALE, LLP to prosecute this application and any international application under the Patent Cooperation Treaty based on it and to transact all business in the U.S. Patent and Trademark Office connected

**DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATIONS**

Docket No. 33754/JWE/B600

with either of them in accordance with instructions from the assignee of the entire interest in this application; or from the first or sole inventor named below in the event the application is not assigned; or from __ in the event the power granted herein is for an application filed on behalf of a foreign attorney or agent.

R. W. Johnston	(17,968)	John D. Carpenter	(34,133)	Lucinda G. Auciello	(42,270)
D. Bruce Prout	(20,958)	David A. Plumley	(37,208)	Norman E. Carte	(30,455)
Hayden A. Carney	(22,653)	Wesley W. Monroe	(39,778)	Joel A. Kauth	(41,886)
Richard J. Ward, Jr.	(24,187)	John W. Eldredge	(37,613)	Patrick Y. Ikehara	(42,681)
Russell R. Palmer, Jr.	(22,994)	Gregory S. Lampert	(35,581)	Mark Garscia	(31,953)
LeRoy T. Rahn	(20,356)	Grant T. Langton	(39,739)	Gary J. Nelson	(44,257)
Richard D. Seibel	(22,134)	Constantine Marantidis	(39,759)	Raymond R. Tabandeh	(43,945)
Walter G. Maxwell	(25,355)	Daniel R. Kimbell	(34,849)	Phuong-Quan Hoang	(41,839)
William P. Christie	(29,371)	Craig A. Gelfound	(41,032)	Jun-Young E. Jeon	(43,693)
David A. Dillard	(30,831)	Syed A. Hasan	(41,057)	Kathy Mojibi	(41,409)
Thomas J. Daly	(32,213)	Kathleen M. Olster	(42,052)	Cynthia A. Bonner	(44,548)
Vincent G. Gioia	(19,959)	Daniel M. Cavanagh	(41,661)	Marc A. Karish	(44,816)
Edward R. Schwartz	(31,135)	Molly A. Holman	(40,022)		

The authority under this Power of Attorney of each person named above shall automatically terminate and be revoked upon such person ceasing to be a member or associate of or of counsel to that law firm.

DIRECT TELEPHONE CALLS TO : John W. Eldredge, 626/795-9900

**SEND CORRESPONDENCE TO : CHRISTIE, PARKER & HALE, LLP
P.O. Box 7068, Pasadena, CA 91109-7068**

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of third joint inventor Steven T. Jaffe	Inventor's signature	Date
Residence and Post Office Address 21 Sunlight, Irvine, California 92612		Citizenship US

Full name of sole or first joint inventor Tian-Min Liu	Inventor's signature	Date
Residence and Post Office Address 12 Pacific Crest, Laguna Niguel, California 92677		Citizenship PRC

Full name of second joint inventor Loke Kun Tan	Inventor's signature	Date
Residence and Post Office Address 24412 Rue De Monet, Laguna Niguel, California 92677		Citizenship US